!
|
!
|
/ 1223831532 0 0 0 252 `
|
/ 1223831532 0 0 0 252 `
|
@ @ @ @ @ @ S S S S S S __i686.get_pc_thunk.cx reg_dmmu_sec __i686.get_pc_thunk.bx dmmu_state peek_into_dtlb dmmu_translate peek_into_itlb __i686.get_pc_thunk.bx immu_state __i686.get_pc_thunk.cx reg_immu_sec immu_translate dmmu.o/ 1223831531 500 500 100664 20900 `
|
@ @ @ @ @ @ S S S S S S __i686.get_pc_thunk.cx reg_dmmu_sec __i686.get_pc_thunk.bx dmmu_state peek_into_dtlb dmmu_translate peek_into_itlb __i686.get_pc_thunk.bx immu_state __i686.get_pc_thunk.cx reg_immu_sec immu_translate dmmu.o/ 1223831531 500 500 100664 20900 `
|
ELF 6 4 ( UU u E]Í& E]Í UUEP0]fUUEP4]fUVS D$p D$ $D$ ƍ D$ D$4$ D$ D$4$D$ 0 D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ P D$ 4$D$ D$[^]fUSU BwEP,[]Í& D$> D$ D$ $[]USE Hw#UB []Ë D$- D$ D$ $[]U] uu4$tEp(]u]f D$4 D$ D$ $]u]Ít& U] uu4$tEp ]u]f D$3 D$ D$ $]u]Ít& U] uu4$t ~: D$4 D$ D$ $]u]Í 4$U r Љ ]u]Í UVS u F $NFF FЉFF ؉F AF$% F tVV(FL$T$щD$ Љ
|
ELF 6 4 ( UU u E]Í& E]Í UUEP0]fUUEP4]fUVS D$p D$ $D$ ƍ D$ D$4$ D$ D$4$D$ 0 D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ P D$ 4$D$ D$[^]fUSU BwEP,[]Í& D$> D$ D$ $[]USE Hw#UB []Ë D$- D$ D$ $[]U] uu4$tEp(]u]f D$4 D$ D$ $]u]Ít& U] uu4$tEp ]u]f D$3 D$ D$ $]u]Ít& U] uu4$t ~: D$4 D$ D$ $]u]Í 4$U r Љ ]u]Í UVS u F $NFF FЉFF ؉F AF$% F tVV(FL$T$щD$ Љ
|
D$ D$ @ $ t$$ [^]Í UWVS ,Ep "
|
D$ D$ @ $ t$$ [^]Í UWVS ,Ep "
|
B D$ D$ D$ $ E
|
B D$ D$ D$ $ E
|
uEUR E E ƍ D$Ɖ$D$UT$ B $ D$ f $ D$ED$B $EEU9PEE9EK B $
|
uEUR E E ƍ D$Ɖ$D$UT$ B $ D$ f $ D$ED$B $EEU9PEE9EK B $
|
D$,[^_]Ë @ D$$ D$ D$ $,[^_]Í& ' U(] }u$8 @ @ @ @( @, @4 @0 $ G 8]u}]Ë D$ D$ D$ $$ & UWVS , E苃 E MAV$~ uIUU!ur #E #E䍌( !9Eut EteE tkMt
M E#A UE,[^_]ËEtU E,[^_]Ë} @u E E,[^_]Í P$@ T$D$EL$$ D$ D$ D$ Ut& 냍v ҍt& fkv UWVS < E苃 U}Bv JR$!}}}? #E!Ћ ( UE !9Eut M X E܋E~.M1 % t
|
D$,[^_]Ë @ D$$ D$ D$ $,[^_]Í& ' U(] }u$8 @ @ @ @( @, @4 @0 $ G 8]u}]Ë D$ D$ D$ $$ & UWVS , E苃 E MAV$~ uIUU!ur #E #E䍌( !9Eut EteE tkMt
M E#A UE,[^_]ËEtU E,[^_]Ë} @u E E,[^_]Í P$@ T$D$EL$$ D$ D$ D$ Ut& 냍v ҍt& fkv UWVS < E苃 U}Bv JR$!}}}? #E!Ћ ( UE !9Eut M X E܋E~.M1 % t
|
@? ЉE9pڋUMuB }܃F4G< E 0 M f tDM E #A$ t$ D$ T$D$}M E#A UE<[^_]fU E<[^_]Í& E M@Wu$ t$}:f B U܋R$D$ T$uD$ D$ $ t$D$URU[ftt& Elv v @u4 u܋UM܋uB0A $ > $ > I & I : ;
|
@? ЉE9pڋUMuB }܃F4G< E 0 M f tDM E #A$ t$ D$ T$D$}M E#A UE<[^_]fU E<[^_]Í& E M@Wu$ t$}:f B U܋R$D$ T$uD$ D$ $ t$D$URU[ftt& Elv v @u4 u܋UM܋uB0A $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
: ;
: ; I : ; (
' I ' I < : ; ! I/ .: ; ' I : ; I 4 : ; I 4 : ; I .: ;' @ : ;I ! : ;I
|
: ;
: ; I : ; (
' I ' I < : ; ! I/ .: ; ' I : ; I 4 : ; I 4 : ; I .: ;' @ : ;I ! : ;I
|
"4 : ;I #.? : ;' @ $4 : ;I % &4 : ;I
|
"4 : ;I #.? : ;' @ $4 : ;I % &4 : ;I
|
'4 : ;I (4 : ;I ).: ;I@ *.? : ; ' I@ + : ; I ,4 : ; I -4 : ; I
|
'4 : ;I (4 : ;I ).: ;I@ *.? : ; ' I@ + : ; I ,4 : ; I -4 : ; I
|
. 1X Y / 1 04 1 14 1 2 34 I4
|
. 1X Y / 1 04 1 14 1 2 34 I4
|
4& I 54 : ; I 64 : ; I 74 : ; I? < 84 : ; I?
|
4& I 54 : ; I 64 : ; I 74 : ; I? < 84 : ; I?
|
9! %
: 0 S int N S X G U ^ 8v . l S p 40 1 | -
|
9! %
: 0 S int N S X G U ^ 8v . l S p 40 1 | -
|
A #
|
A #
|
L #
|
L #
|
@ #
|
@ #
|
] #
|
] #
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
b #
|
b #
|
#$
|
#$
|
#(
|
#(
|
#,
|
#,
|
" #0
|
" #0
|
~ $ #4
|
~ $ #4
|
&A #8
|
&A #8
|
*A #<
|
*A #<
|
j , #@
|
j , #@
|
0: #D
|
0: #D
|
1h #F
|
1h #F
|
2 #G
|
2 #G
|
R 6 #H
|
R 6 #H
|
? #L
|
? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
P #l ' < # # A #
S 7
S 7 ' . / T # # # # M A # ! # A # d A # w v # 3 v #(
#0 a #8 { A #< A #@ A #D v #H A #P f c { v # v # A # A # t A # Ȗ M A # # A # л ѻ #
#
A 7 k sim # cpu #T c #pcuc Ԗ #| I ڮ A v z R * # # #dat # # # u z 8 " M #A # v $A # %A # &A # B 'A # A ( # $ ) # * # +A # , #$ -A #( 8 .A #, m /A #0 0A #4 >
|
P #l ' < # # A #
S 7
S 7 ' . / T # # # # M A # ! # A # d A # w v # 3 v #(
#0 a #8 { A #< A #@ A #D v #H A #P f c { v # v # A # A # t A # Ȗ M A # # A # л ѻ #
#
A 7 k sim # cpu #T c #pcuc Ԗ #| I ڮ A v z R * # # #dat # # # u z 8 " M #A # v $A # %A # &A # B 'A # A ( # $ ) # * # +A # , #$ -A #( 8 .A #, m /A #0 0A #4 >
|
y G8 HA # G I # X J # 5 reg 6 # 7 # 8 # 9A #pc : # g ; # < # = # [ > #
7
7
IV _
JA #
KA # 6
LA #
MA #
NA # &
OA # 2 : 9 ? 9 9 set ;A i C D
|
y G8 HA # G I # X J # 5 reg 6 # 7 # 8 # 9A #pc : # g ; # < # = # [ > #
7
7
IV _
JA #
KA # 6
LA #
MA #
NA # &
OA # 2 : 9 ? 9 9 set ;A i C D
|
val B , !dat B " D P ^ @ N !val !dat " f ` n l !val !dat " # ;p $sec < Y 0
|
val B , !dat B " D P ^ @ N !val !dat " f ` n l !val !dat " # ;p $sec < Y 0
|
val !dat " 0 ]
|
val !dat " 0 ]
|
val } C !dat ~ " %M j " A W
|
val } C !dat ~ " %M j " A W
|
val !dat " |
|
val !dat " |
|
val !dat " R ` D val ^ !dat _ " a % & eA P & % z dat $ C " & b n dat " 'set A $way A ( A ) p Y " & A P" A * ` M #
+ O +2 A +P A , г , ѳ 9 ? ҳ - ӿ uh.V /} /r /g % 0 1 b 1 0 2 (
Q
#
3n H 4> * T P u + S +2 SA 5i UA ` , V s , W ,? X - Y uh.V b
/} /r /g % 0 1 ! 1 o 0 2
|
val !dat " R ` D val ^ !dat _ " a % & eA P & % z dat $ C " & b n dat " 'set A $way A ( A ) p Y " & A P" A * ` M #
+ O +2 A +P A , г , ѳ 9 ? ҳ - ӿ uh.V /} /r /g % 0 1 b 1 0 2 (
Q
#
3n H 4> * T P u + S +2 SA 5i UA ` , V s , W ,? X - Y uh.V b
/} /r /g % 0 1 ! 1 o 0 2
|
|
|
Q
#
2x @ Q k
k#
2A d Q
#
3n
S 7 u u 6 2 7s 7y 7J 7k 8p 4 7 A 7 R8 7
W
S 9 7* 2 5
../../mmu /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../cpu/common dmmu.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h dmmu.h debug.h abstract.h execute.h stats.h PZwZ?N? J0"0$$$$$$$Mm*fMild*'ff?l*\f?l*f? <*u?c?B\9=YghD"}.@h4D'-ak]'
,
k+XXqfguuuuuu|wZdh1_*}.@~*=d=Cz<^hhb@h wARu-n
ty`X~tAf>;->:==^hhd:@$L ?>7[:Zi0 O(< P _X
tfefJj8jzD dmmu enabled nsets nways pagesize entrysize ustates hitdelay missdelay
|
Q
#
2x @ Q k
k#
2A d Q
#
3n
S 7 u u 6 2 7s 7y 7J 7k 8p 4 7 A 7 R8 7
W
S 9 7* 2 5
../../mmu /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../cpu/common dmmu.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h dmmu.h debug.h abstract.h execute.h stats.h PZwZ?N? J0"0$$$$$$$Mm*fMild*'ff?l*\f?l*f? <*u?c?B\9=YghD"}.@h4D'-ak]'
,
k+XXqfguuuuuu|wZdh1_*}.@~*=d=Cz<^hhb@h wARu-n
ty`X~tAf>;->:==^hhd:@$L ?>7[:Zi0 O(< P _X
tfefJj8jzD dmmu enabled nsets nways pagesize entrysize ustates hitdelay missdelay
|
DMMU: %s
|
DMMU: %s
|
OOM
|
OOM
|
Warning number of DMMU usage states must be 2, 3 or 4:ignored
|
Warning number of DMMU usage states must be 2, 3 or 4:ignored
|
Warning DMMU nways not in range 1-4: ignored
|
Warning DMMU nways not in range 1-4: ignored
|
Warning DMMU entry size must be power of 2: ignored
|
Warning DMMU entry size must be power of 2: ignored
|
Warning DMMU page size must be power of 2: ignored
|
Warning DMMU page size must be power of 2: ignored
|
Warning DMMU nsets not a power of 2 <= 128: ignored
|
Warning DMMU nsets not a power of 2 <= 128: ignored
|
Data MMU %dKB: %d ways, %d sets, entry size %d bytes
|
Data MMU %dKB: %d ways, %d sets, entry size %d bytes
|
DMMU not implemented. Set UPR[DMP].
|
DMMU not implemented. Set UPR[DMP].
|
DTLB hit (virtaddr=%08x) at %lli.
|
DTLB hit (virtaddr=%08x) at %lli.
|
Returning physical address %08x
|
Returning physical address %08x
|
DTLB miss (virtaddr=%08x) at %lli.
|
DTLB miss (virtaddr=%08x) at %lli.
|
peek_into_dtlb dmmu_translate | D AB
P AB
` AB
p ^ AB
B ` AB
D 0 p AB
D l AB
FN l AB
FN AB
FN AB
E AB
C p AB
FQ ` AB
C P 5 AB
C t t D u P Q tQ S tS ^ u ` a ta c tc n u p q tq s ts u V t t 0 u 0 1 t1 3 t3 u 0 M t t u t t | u 6 t t u ! t! # t# u w w V u t t b u
b u Y / ul ! V' , V/ _ V p q tq s ts Y u ` a ta c tc M u ` u M u ` F F u u u u # # M u ` T T u u M ) Q Q # } V V M V # V V ul M ul P Q tQ S tS u P u . . u P
|
peek_into_dtlb dmmu_translate | D AB
P AB
` AB
p ^ AB
B ` AB
D 0 p AB
D l AB
FN l AB
FN AB
FN AB
E AB
C p AB
FQ ` AB
C P 5 AB
C t t D u P Q tQ S tS ^ u ` a ta c tc n u p q tq s ts u V t t 0 u 0 1 t1 3 t3 u 0 M t t u t t | u 6 t t u ! t! # t# u w w V u t t b u
b u Y / ul ! V' , V/ _ V p q tq s ts Y u ` a ta c tc M u ` u M u ` F F u u u u # # M u ` T T u u M ) Q Q # } V V M V # V V ul M ul P Q tQ S tS u P u . . u P
|
|
|
u K K v u v u 5
|
u K K v u v u 5
|
g
|
g
|
V u` 7
|
V u` 7
|
W7
|
W7
|
^
|
^
|
u`^
|
u`^
|
w
|
w
|
Ww
|
Ww
|
u`. 7 W9 v u`v W u` G W
|
u`. 7 W9 v u`v W u` G W
|
ud9 ud 3
|
ud9 ud 3
|
d
|
d
|
Q up )
|
Q up )
|
R)
|
R)
|
up. v upv ~ R~ up ul. ul T ) reg_dmmu_sec peek_into_dtlb ,
dmmu_translate dmmu_state iqueue sec_end params _shortbuf dtlbtr _IO_lock_t write_access dtlbmr_lru stderr __dbch insn_addr _IO_buf_end __FUNCTION__ mem_cycles dmmustats_entry _IO_write_end unsigned int next dtlbmr _flags __ORSIM_DBCL_FIXME paramt_none dmmu_pagesize _markers loadcycles str_val loads_tlbmiss __orsim_dbch___default dmmu_find_tlbmr pagesize_log2 through_dc icomplet iprompt_run uint32_t stdout _IO_save_end fout mdelay long long unsigned int vpn_mask fexe_log dmmu_enabled _IO_backup_base _offset int_val time_point _fileno addr_val __dbcl delay_insn iqueue_entry paramt_longlong size_t page_offset_mask dmmu_nsets _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next lru_reload _pos hazardwait dmmu_nways storecycles pic_lines end_set stores_tlbmiss longlong_val char insn_ea _mode peek_into_dtlb filename __orsim_dbch_dmmu _IO_marker insn _IO_read_ptr dmmu_ustates dmmu_hitdelay supercycles vapi fmprof oraddr_t pagesize _IO_write_base long long int dtlb_status paramt_int dmmu_entrysize _IO_save_base param_t ../../mmu/dmmu.c entrysize insn_index set_bits dmmu_end_sec end_cycles __ORSIM_DEBUG_CLASS paramt_word __quad_t pc_delay dmmu_state instructions dmmu_stats __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr uorreg_t _vtable_offset sec_start fprof hush reset_instructions __ORSIM_DBCL_TRACE stalled set_mask stores_pagefaults ustates _IO_read_end enabled short int loads_tlbhit long int config_param vapi_file virtaddr hitdelay stores_tlbhit dmmu_translate GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val data_ci nsets name dmmu way_bits /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/mmu init _lock long unsigned int _old_offset nways _IO_FILE ext_int iprompt dmmu_missdelay sprs unsigned char _sbuf dmmu_start_sec _IO_write_ptr config_section reg_dmmu_sec paramt_str reset_cycles cpu_state server_port page_mask __off_t loads_pagefaults signed char short unsigned int double missdelay cycles _chain FILE _flags2 __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group % 4 9 % < = P dB % + 0 B ) > F R N P
|
up. v upv ~ R~ up ul. ul T ) reg_dmmu_sec peek_into_dtlb ,
dmmu_translate dmmu_state iqueue sec_end params _shortbuf dtlbtr _IO_lock_t write_access dtlbmr_lru stderr __dbch insn_addr _IO_buf_end __FUNCTION__ mem_cycles dmmustats_entry _IO_write_end unsigned int next dtlbmr _flags __ORSIM_DBCL_FIXME paramt_none dmmu_pagesize _markers loadcycles str_val loads_tlbmiss __orsim_dbch___default dmmu_find_tlbmr pagesize_log2 through_dc icomplet iprompt_run uint32_t stdout _IO_save_end fout mdelay long long unsigned int vpn_mask fexe_log dmmu_enabled _IO_backup_base _offset int_val time_point _fileno addr_val __dbcl delay_insn iqueue_entry paramt_longlong size_t page_offset_mask dmmu_nsets _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next lru_reload _pos hazardwait dmmu_nways storecycles pic_lines end_set stores_tlbmiss longlong_val char insn_ea _mode peek_into_dtlb filename __orsim_dbch_dmmu _IO_marker insn _IO_read_ptr dmmu_ustates dmmu_hitdelay supercycles vapi fmprof oraddr_t pagesize _IO_write_base long long int dtlb_status paramt_int dmmu_entrysize _IO_save_base param_t ../../mmu/dmmu.c entrysize insn_index set_bits dmmu_end_sec end_cycles __ORSIM_DEBUG_CLASS paramt_word __quad_t pc_delay dmmu_state instructions dmmu_stats __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr uorreg_t _vtable_offset sec_start fprof hush reset_instructions __ORSIM_DBCL_TRACE stalled set_mask stores_pagefaults ustates _IO_read_end enabled short int loads_tlbhit long int config_param vapi_file virtaddr hitdelay stores_tlbhit dmmu_translate GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val data_ci nsets name dmmu way_bits /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/mmu init _lock long unsigned int _old_offset nways _IO_FILE ext_int iprompt dmmu_missdelay sprs unsigned char _sbuf dmmu_start_sec _IO_write_ptr config_section reg_dmmu_sec paramt_str reset_cycles cpu_state server_port page_mask __off_t loads_pagefaults signed char short unsigned int double missdelay cycles _chain FILE _flags2 __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group % 4 9 % < = P dB % + 0 B ) > F R N P
|
^ 2 ! X m 2 " | $ $ P % c, X Q , Q 0 , 4 - 4 4 4 4 , : 0 9 ? v
|
^ 2 ! X m 2 " | $ $ P % c, X Q , Q 0 , 4 - 4 4 4 4 , : 0 9 ? v
|
D P $ ` 2 ? p N Y 0 p d l r l `
" , 4 =
@
p
G O L
S & t
,
2
8 O e o p ^ | ` & 1 C K Y P 5 h dmmu.c dmmu_enabled dmmu_missdelay dmmu_hitdelay dmmu_end_sec dmmu_start_sec dmmu_nsets dmmu_nways dmmu_pagesize dmmu_entrysize dmmu_ustates dtlb_status __FUNCTION__.3788 __FUNCTION__.3713 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC16 .LC17 .LC15 .LC18 .LC19 .LC20 .LC21 __i686.get_pc_thunk.cx _GLOBAL_OFFSET_TABLE_ cpu_state reg_dmmu_sec __i686.get_pc_thunk.bx reg_config_sec reg_config_param stderr fwrite is_power2 log2_int runtime fprintf reg_sim_stat dump_spr fputc malloc dmmu_state exit peek_into_dtlb dmmu_stats __orsim_dbch_dmmu data_ci orsim_dbg_log dmmu_translate except_handle 9
|
D P $ ` 2 ? p N Y 0 p d l r l `
" , 4 =
@
p
G O L
S & t
,
2
8 O e o p ^ | ` & 1 C K Y P 5 h dmmu.c dmmu_enabled dmmu_missdelay dmmu_hitdelay dmmu_end_sec dmmu_start_sec dmmu_nsets dmmu_nways dmmu_pagesize dmmu_entrysize dmmu_ustates dtlb_status __FUNCTION__.3788 __FUNCTION__.3713 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC16 .LC17 .LC15 .LC18 .LC19 .LC20 .LC21 __i686.get_pc_thunk.cx _GLOBAL_OFFSET_TABLE_ cpu_state reg_dmmu_sec __i686.get_pc_thunk.bx reg_config_sec reg_config_param stderr fwrite is_power2 log2_int runtime fprintf reg_sim_stat dump_spr fputc malloc dmmu_state exit peek_into_dtlb dmmu_stats __orsim_dbch_dmmu data_ci orsim_dbg_log dmmu_translate except_handle 9
|
: ; 2 ; v = |
|
: ; 2 ; v = |
|
: > ! ? " ? # ? $ 3 ? 9 C % W ? ] g & { ? ' ? ( ? =
|
: > ! ? " ? # ? $ 3 ? 9 C % W ? ] g & { ? ' ? ( ? =
|
: @ ) & A ; = A
|
: @ ) & A ; = A
|
: U ; r @ * A =
|
: U ; r @ * A =
|
: B @ + A =
|
: B @ + A =
|
: . B J @ f , n A =
|
: . B J @ f , n A =
|
: B @ - A C ; , = 2
|
: B @ - A C ; , = 2
|
: = C . D E F =
|
: = C . D E F =
|
: ; D : / B A H 0 l ; G D E G D E D # H 1 D N 1 V A z =
|
: ; D : / B A H 0 l ; G D E G D E D # H 1 D N 1 V A z =
|
: I ; C J % @ A 2 I A U K g = m
|
: I ; C J % @ A 2 I A U K g = m
|
: v J ; ; ; M % N V O O D 3 P ; W = ]
|
: v J ; ; ; M % N V O O D 3 P ; W = ]
|
: f J q ; ;
|
: f J q ; ;
|
M
|
M
|
N "
|
N "
|
D p
|
D p
|
O
|
O
|
;
|
;
|
N
|
N
|
N
|
N
|
4
|
4
|
|
|
P % O h R z D 3 N P M N D 1 R C D V 5 g P ! & 3 = V ] d k r y " 1 @ O ^ m | ! 0 ? N ] l { ' 5 C Q _ m { + 9 G U l z ( 3 > J V \ b h n t { & 4 B P ^ l z * 9 V e u , : H W h s ~ B O W [ _
|
P % O h R z D 3 N P M N D 1 R C D V 5 g P ! & 3 = V ] d k r y " 1 @ O ^ m | ! 0 ? N ] l { ' 5 C Q _ m { + 9 G U l z ( 3 > J V \ b h n t { & 4 B P ^ l z * 9 V e u , : H W h s ~ B O W [ _
|
|
|
|
|
|
|
'
|
'
|
;
|
;
|
G
|
G
|
K
|
K
|
P
|
P
|
^
|
^
|
f
|
f
|
j
|
j
|
n
|
n
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
, 0 5 E M Q U i n { ! , 0 4 = G L V [ e j t y
$
.
9
=
A
J
T
Y
c
p
u
! * 5 A E N Y e p N J B 0 4 H L ` d 8 < X \ x | immu.o/ 1223831532 500 500 100664 19476 `
|
, 0 5 E M Q U i n { ! , 0 4 = G L V [ e j t y
$
.
9
=
A
J
T
Y
c
p
u
! * 5 A E N Y e p N J B 0 4 H L ` d 8 < X \ x | immu.o/ 1223831532 500 500 100664 19476 `
|
ELF 1 4 ( UWVS E苂 @E MqAI$uuMM~ v!Mu M#E#EH fmtj !9EuttPEt& t6 @t;u E#FU E E[^_]Ðt& xˍ E E[^_]Í UU u E]Í& E]Í UUEP0]fUUEP4]fUVS 0 D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ @ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ p D$ 4$D$ D$[^]fUSU BwEP,[]Í& D$> D$ D$ $[]USE Hw#UB []Ë D$- D$ D$ $[]U] uu4$tEp(]u]f D$4 D$ D$ $]u]Ít& U] uu4$tEp ]u]f D$3 D$ D$ $]u]Ít& U] uu4$t ~: D$4 D$ D$ $]u]Í 4$U r Љ ]u]Í UVS u F $NFF FЉFF ؉F AF$% F tVV(FL$T$щD$ Љ
|
ELF 1 4 ( UWVS E苂 @E MqAI$uuMM~ v!Mu M#E#EH fmtj !9EuttPEt& t6 @t;u E#FU E E[^_]Ðt& xˍ E E[^_]Í UU u E]Í& E]Í UUEP0]fUUEP4]fUVS 0 D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ @ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ p D$ 4$D$ D$[^]fUSU BwEP,[]Í& D$> D$ D$ $[]USE Hw#UB []Ë D$- D$ D$ $[]U] uu4$tEp(]u]f D$4 D$ D$ $]u]Ít& U] uu4$tEp ]u]f D$3 D$ D$ $]u]Ít& U] uu4$t ~: D$4 D$ D$ $]u]Í 4$U r Љ ]u]Í UVS u F $NFF FЉFF ؉F AF$% F tVV(FL$T$щD$ Љ
|
D$ D$ @ $ t$$ [^]Í UWVS ,Ep " B D$ D$ D$ $ E uEUR E E ƍ D$Ɖ$D$UT$ B $ D$ f $ D$ED$B $EEU9PEE9EK B $
|
D$ D$ @ $ t$$ [^]Í UWVS ,Ep " B D$ D$ D$ $ E uEUR E E ƍ D$Ɖ$D$UT$ B $ D$ f $ D$ED$B $EEU9PEE9EK B $
|
D$,[^_]Ë @ D$$ D$ D$ $,[^_]Í& ' U(] }u$8 @ @ @ @( @, @4 @0 $ G 8]u}]Ë D$ D$ D$ $$ & UWVS , E苃 @ U}Bv JR$!}}} #E!Ћ H UE !9Eut A M U~/M1f % t
|
D$,[^_]Ë @ D$$ D$ D$ $,[^_]Í& ' U(] }u$8 @ @ @ @( @, @4 @0 $ G 8]u}]Ë D$ D$ D$ $$ & UWVS , E苃 @ U}Bv JR$!}}} #E!Ћ H UE !9Eut A M U~/M1f % t
|
@? ЉE9pڋUMuB F4B< @ tDM E #A$ t$ D$ T$D$}M E#A UE,[^_]Í& U E,[^_]Í& u^}$ |$Du D$ D$L$t$$ E@EE$ D$Mf u苓 }@F0B<|$$
|
@? ЉE9pڋUMuB F4B< @ tDM E #A$ t$ D$ T$D$}M E#A UE,[^_]Í& U E,[^_]Í& u^}$ |$Du D$ D$L$t$$ E@EE$ D$Mf u苓 }@F0B<|$$
|
E 6% : ; I $ > $ > $ > I & I : ;
|
E 6% : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
: ;
: ; I : ; (
' I ' I < : ; ! I/ .: ; ' I : ; I 4 : ; I 4 : ; I .? : ; ' I@ : ; I !4 : ; I "4 : ; I
|
: ;
: ; I : ; (
' I ' I < : ; ! I/ .: ; ' I : ; I 4 : ; I 4 : ; I .? : ; ' I@ : ; I !4 : ; I "4 : ; I
|
# 1X Y $ 1 % &4 1 '4 1
|
# 1X Y $ 1 % &4 1 '4 1
|
(.: ;' @ ) : ;I * : ;I
|
(.: ;' @ ) : ;I * : ;I
|
+4 : ;I ,.? : ;' @ -4 : ;I .4 : ;I
|
+4 : ;I ,.? : ;' @ -4 : ;I .4 : ;I
|
/.: ; ' @ 0 : ; I 14 : ; I 2.: ;I@ 3 1X Y 44 1 5 64 I4
|
/.: ; ' @ 0 : ; I 14 : ; I 2.: ;I@ 3 1X Y 44 1 5 64 I4
|
7& I 84 : ; I 94 : ; I? < :4 : ; I?
|
7& I 84 : ; I 94 : ; I? < :4 : ; I?
|
;! a \ u 0 | int m \ a c E 8E 7 i a 0 1 / -
|
;! a \ u 0 | int m \ a c E 8E 7 i a 0 1 / -
|
> #
|
> #
|
#
|
#
|
#
|
#
|
4 #
|
4 #
|
S #
|
S #
|
w #
|
w #
|
n #
|
n #
|
| #
|
| #
|
C #
|
C #
|
#$
|
#$
|
n #(
|
n #(
|
, #,
|
, #,
|
" #0
|
" #0
|
) $ #4
|
) $ #4
|
&> #8
|
&> #8
|
5 *> #<
|
5 *> #<
|
, #@
|
, #@
|
O 0O #D
|
O 0O #D
|
\ 1v #F
|
\ 1v #F
|
2 #G
|
2 #G
|
6 #H
|
6 #H
|
~ ? #L
|
~ ? #L
|
$ H #T
|
$ H #T
|
+ I #X
|
+ I #X
|
2 J #\
|
2 J #\
|
9 K #`
|
9 K #`
|
@ L% #d
|
@ L% #d
|
N> #h
|
N> #h
|
s P #l p # q # > #
a L
a L ' 40 A . S / T # : # e # 9 # > # # @ > # > # " E # E #(
#0 8 o #8 \ > #< > #@ > #D E #H > #P c E # E # > # > # ) > # Ȗ > # 1 # > # л > ѻ # a
#
> L B sim # cpu #T 5 c #pcuc Ԗ #| I ڮ > E z { G # k # #dat # # # $ z 8 " #> # ) $> # %> # J & # '> # # ( # ) # \ * # v +> # , #$ -> #( .> #, /> #0 D 0> #4
|
s P #l p # q # > #
a L
a L ' 40 A . S / T # : # e # 9 # > # # @ > # > # " E # E #(
#0 8 o #8 \ > #< > #@ > #D E #H > #P c E # E # > # > # ) > # Ȗ > # 1 # > # л > ѻ # a
#
> L B sim # cpu #T 5 c #pcuc Ԗ #| I ڮ > E z { G # k # #dat # # # $ z 8 " #> # ) $> # %> # J & # '> # # ( # ) # \ * # v +> # , #$ -> #( .> #, /> #0 D 0> #4
|
G
|
G
|
H> #
|
H> #
|
I # 9
|
I # 9
|
J # 5 reg 6 # ^ 7 # 8 # 9> #pc : # ; # < # = # > #
L
L = P
B,
C> # [
D> #
E> # 5 ; 4 S 4 4 set 6> i 7> vpn 8 g 9
|
J # 5 reg 6 # ^ 7 # 8 # 9> #pc : # ; # < # = # > #
L
L = P
B,
C> # [
D> #
E> # 5 ; 4 S 4 4 set 6> i 7> vpn 8 g 9
|
> ; , !g d S " uh#, C $S $H $= %C &^ 'i u\'r ul&} ( % T )val $ *dat $ + & (M ` n *val *dat + ( p ~
|
> ; , !g d S " uh#, C $S $H $= %C &^ 'i u\'r ul&} ( % T )val $ *dat $ + & (M ` n *val *dat + ( p ~
|
*val *dat + , 6
|
*val *dat + , 6
|
-sec F ( @ Y {
|
-sec F ( @ Y {
|
)val *dat + ( `@
|
)val *dat + ( `@
|
)val ^ *dat _ + a %] z + e> ( )val *dat + ( ~ ` )val | E *dat } + ( A * Y )val ? *dat @ + B % . F> P ( 0 )dat + / r O 0dat set > 1way > < ! > P 2 i y + . > P+ > P p
; O 1i Q> !g R ! S !S T " U uh3, ^O
$S $H $= % &^ 4i 4r &} 5
|
)val ^ *dat _ + a %] z + e> ( )val *dat + ( ~ ` )val | E *dat } + ( A * Y )val ? *dat @ + B % . F> P ( 0 )dat + / r O 0dat set > 1way > < ! > P 2 i y + . > P+ > P p
; O 1i Q> !g R ! S !S T " U uh3, ^O
$S $H $= % &^ 4i 4r &} 5
|
|
|
s
2
5x
|
s
2
5x
|
|
|
2 d
d
6O
V 7
a
L
8 -
9J 9% 9+ 9B :b / 9
|
2 d
d
6O
V 7
a
L
8 -
9J 9% 9+ 9B :b / 9
|
> 9 R 9H
V
a W ; 9 -L 5
../../mmu /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common ../../support immu.c stddef.h types.h stdio.h libio.h stdint.h arch.h sim-config.h immu.h abstract.h execute.h debug.h stats.h @hdZ~ȑ;>;=my<5y.CkOux>PYxY?N? J0"0$$$$$$$Mm*fMild*'ff?l*\f?l*f? <*u?c?B\9=YghD"}.@h4D'-ak]'
,
k+XXqfguuuuuu|wZdh1_*|.Ae>;->:==_ge=90 ?>7[aZ O&< S `9 f`< Jh immu enabled nsets nways pagesize entrysize ustates missdelay hitdelay
|
> 9 R 9H
V
a W ; 9 -L 5
../../mmu /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common ../../support immu.c stddef.h types.h stdio.h libio.h stdint.h arch.h sim-config.h immu.h abstract.h execute.h debug.h stats.h @hdZ~ȑ;>;=my<5y.CkOux>PYxY?N? J0"0$$$$$$$Mm*fMild*'ff?l*\f?l*f? <*u?c?B\9=YghD"}.@h4D'-ak]'
,
k+XXqfguuuuuu|wZdh1_*|.Ae>;->:==_ge=90 ?>7[aZ O&< S `9 f`< Jh immu enabled nsets nways pagesize entrysize ustates missdelay hitdelay
|
IMMU: %s
|
IMMU: %s
|
OOM
|
OOM
|
ITLB hit (virtaddr=%08x).
|
ITLB hit (virtaddr=%08x).
|
Warning number of IMMU usage states must be 2, 3 or 4:ignored
|
Warning number of IMMU usage states must be 2, 3 or 4:ignored
|
Warning IMMU nways not in range 1-4: ignored
|
Warning IMMU nways not in range 1-4: ignored
|
Warning IMMU entry size must be power of 2: ignored
|
Warning IMMU entry size must be power of 2: ignored
|
Warning IMMU page size must be power of 2: ignored
|
Warning IMMU page size must be power of 2: ignored
|
Warning IMMU nsets not a power of 2 <= 128: ignored
|
Warning IMMU nsets not a power of 2 <= 128: ignored
|
Insn MMU %dKB: %d ways, %d sets, entry size %d bytes
|
Insn MMU %dKB: %d ways, %d sets, entry size %d bytes
|
IMMU not implemented. Set UPR[IMP].
|
IMMU not implemented. Set UPR[IMP].
|
Returning physical address %08x
|
Returning physical address %08x
|
immu_translate |
|
immu_translate |
|
AB
C D AB
` AB
p AB
^ AB
B ` AB
D @ p AB
D l AB
FN l AB
FN AB
FN 0 AB
E AB
C AB
FQ p AB
C t t
|
AB
C D AB
` AB
p AB
^ AB
B ` AB
D @ p AB
D l AB
FN l AB
FN AB
FN 0 AB
E AB
C AB
FQ p AB
C t t
|
u q q u
|
u q q u
|
u V V t t T u % ` a ta c tc n u p q tq s ts ~ u t t u V t t @ u @ A tA C tC u @ ] t t u ! t! # t# u F t t * u 0 1 t1 3 t3 u 0 V u t t r u r u i ? ul
|
u V V t t T u % ` a ta c tc n u p q tq s ts ~ u t t u V t t @ u @ A tA C tC u @ ] t t u ! t! # t# u F t t * u 0 1 t1 3 t3 u 0 V u t t r u r u i ? ul
|
1 V7 < V? o V t t i u p q tq s ts u p )
|
1 V7 < V? o V t t i u p q tq s ts u p )
|
u)
|
u)
|
>
|
>
|
>
|
>
|
u L V u` N WN v u`v W )
|
u L V u` N WN v u`v W )
|
u`I
|
u`I
|
w
|
w
|
u`w
|
u`w
|
|
|
W
|
W
|
|
|
u`
|
u`
|
|
|
W C )
|
W C )
|
udI
|
udI
|
w
|
w
|
ud
|
ud
|
|
|
ud J | Q up 7 R7 )
|
ud J | Q up 7 R7 )
|
up>
|
up>
|
w
|
w
|
upw
|
upw
|
|
|
R
|
R
|
up )
|
up )
|
ul>
|
ul>
|
ul T e peek_into_itlb
|
ul T e peek_into_itlb
|
reg_immu_sec immu_translate immu_state iqueue sec_end params _shortbuf _IO_lock_t stderr __dbch insn_addr _IO_buf_end __FUNCTION__ mem_cycles itlbmr _IO_write_end unsigned int next uint32_t _flags __ORSIM_DBCL_FIXME paramt_none _markers loadcycles str_val __orsim_dbch___default pagesize_log2 immu_ustates icomplet iprompt_run _pos stdout _IO_save_end fout mdelay long long unsigned int vpn_mask fexe_log _IO_backup_base _offset int_val insn_ci time_point _fileno immu_end_sec immu_enabled addr_val __dbcl delay_insn peek_into_itlb __orsim_dbch_immu iqueue_entry paramt_longlong size_t page_offset_mask _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next lru_reload hazardwait fetch_pagefaults storecycles pic_lines end_set longlong_val char insn_ea _mode immu_entrysize filename _IO_marker insn _IO_read_ptr fetch_tlbhit itlb_status supercycles vapi fmprof oraddr_t pagesize _IO_write_base immu_state long long int paramt_int _IO_save_base param_t itlbtr entrysize insn_index set_bits end_cycles __ORSIM_DEBUG_CLASS paramt_word immu_pagesize __quad_t pc_delay immu_nsets instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr uorreg_t _vtable_offset sec_start ../../mmu/immu.c immu_nways fprof reg_immu_sec hush reset_instructions __ORSIM_DBCL_TRACE stalled set_mask immu immu_translate ustates _IO_read_end enabled short int long int config_param vapi_file virtaddr hitdelay immu_missdelay GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name immu_start_sec way_bits /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/mmu init _lock long unsigned int immustats_entry _old_offset nways _IO_FILE ext_int iprompt immu_stats itlbmr_lru sprs unsigned char _sbuf _IO_write_ptr config_section paramt_str reset_cycles cpu_state server_port immu_hitdelay immu_find_tlbmr page_mask __off_t signed char short unsigned int double missdelay cycles _chain FILE _flags2 __ORSIM_DBCL_WARN _cur_column fetch_tlbmiss __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group % 4 < % < 8 P > % X + X 0 X B ` e > B R N K
|
reg_immu_sec immu_translate immu_state iqueue sec_end params _shortbuf _IO_lock_t stderr __dbch insn_addr _IO_buf_end __FUNCTION__ mem_cycles itlbmr _IO_write_end unsigned int next uint32_t _flags __ORSIM_DBCL_FIXME paramt_none _markers loadcycles str_val __orsim_dbch___default pagesize_log2 immu_ustates icomplet iprompt_run _pos stdout _IO_save_end fout mdelay long long unsigned int vpn_mask fexe_log _IO_backup_base _offset int_val insn_ci time_point _fileno immu_end_sec immu_enabled addr_val __dbcl delay_insn peek_into_itlb __orsim_dbch_immu iqueue_entry paramt_longlong size_t page_offset_mask _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next lru_reload hazardwait fetch_pagefaults storecycles pic_lines end_set longlong_val char insn_ea _mode immu_entrysize filename _IO_marker insn _IO_read_ptr fetch_tlbhit itlb_status supercycles vapi fmprof oraddr_t pagesize _IO_write_base immu_state long long int paramt_int _IO_save_base param_t itlbtr entrysize insn_index set_bits end_cycles __ORSIM_DEBUG_CLASS paramt_word immu_pagesize __quad_t pc_delay immu_nsets instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr uorreg_t _vtable_offset sec_start ../../mmu/immu.c immu_nways fprof reg_immu_sec hush reset_instructions __ORSIM_DBCL_TRACE stalled set_mask immu immu_translate ustates _IO_read_end enabled short int long int config_param vapi_file virtaddr hitdelay immu_missdelay GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name immu_start_sec way_bits /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/mmu init _lock long unsigned int immustats_entry _old_offset nways _IO_FILE ext_int iprompt immu_stats itlbmr_lru sprs unsigned char _sbuf _IO_write_ptr config_section paramt_str reset_cycles cpu_state server_port immu_hitdelay immu_find_tlbmr page_mask __off_t signed char short unsigned int double missdelay cycles _chain FILE _flags2 __ORSIM_DBCL_WARN _cur_column fetch_tlbmiss __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group % 4 < % < 8 P > % X + X 0 X B ` e > B R N K
|
^ 2 s m 2 | ! ! K P# 9 ( X K ( L 0 ) 0 - 0 0 0 0 , 6 7 ; ^
|
^ 2 s m 2 | ! ! K P# 9 ( X K ( L 0 ) 0 - 0 0 0 0 , 6 7 ; ^
|
D ` $ p 2 0 ? N Y @ p d l r l `
" , 4 >
@
p
G O L
S t
X
|
D ` $ p 2 0 ? N Y @ p d l r l `
" , 4 >
@
p
G O L
S t
X
|
/ F \ g q ^ p ( : B P immu.c immu_enabled immu_missdelay immu_hitdelay immu_end_sec immu_start_sec immu_nsets immu_nways immu_pagesize immu_entrysize immu_ustates itlb_status __FUNCTION__.3702 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC16 .LC17 .LC15 .LC18 .LC20 .LC19 peek_into_itlb __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ immu_state cpu_state __i686.get_pc_thunk.cx reg_immu_sec reg_config_sec reg_config_param stderr fwrite is_power2 log2_int runtime fprintf reg_sim_stat dump_spr fputc malloc exit immu_translate immu_stats __orsim_dbch_immu insn_ci orsim_dbg_log except_handle 8
|
/ F \ g q ^ p ( : B P immu.c immu_enabled immu_missdelay immu_hitdelay immu_end_sec immu_start_sec immu_nsets immu_nways immu_pagesize immu_entrysize immu_ustates itlb_status __FUNCTION__.3702 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC16 .LC17 .LC15 .LC18 .LC20 .LC19 peek_into_itlb __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ immu_state cpu_state __i686.get_pc_thunk.cx reg_immu_sec reg_config_sec reg_config_param stderr fwrite is_power2 log2_int runtime fprintf reg_sim_stat dump_spr fputc malloc exit immu_translate immu_stats __orsim_dbch_immu insn_ci orsim_dbg_log except_handle 8
|
9 : ; <
|
9 : ; <
|
9 ' ; B ; 8
|
9 ' ; B ; 8
|
9 > ? ! ? " ? % / # C ? I S $ g ? m w % ? & ? ' ? 8
|
9 > ? ! ? " ? % / # C ? I S $ g ? m w % ? & ? ' ? 8
|
9 @ . ( 6 A K 8 Q
|
9 @ . ( 6 A K 8 Q
|
9 e ; @ ) A 8
|
9 e ; @ ) A 8
|
9 B @ * A * 8 0
|
9 B @ * A * 8 0
|
9 > B Z @ v + ~ A 8
|
9 > B Z @ v + ~ A 8
|
9 B @ , A C ; < 8 B
|
9 B @ , A C ; < 8 B
|
9 M C - D E F 8
|
9 M C - D E F 8
|
9 ; ' D J . R A X / | ; G D E G D E D 3 H A D ^ 0 f A 8
|
9 ; ' D J . R A X / | ; G D E G D E D 3 H A D ^ 0 f A 8
|
9 I ; C : 5 @ Q 1 Y A e J w 8 }
|
9 I ; C : 5 @ Q 1 Y A e J w 8 }
|
9 : ; ; ! L ' M N ; D M M 2
|
9 : ; ; ! L ' M N ; D M M 2
|
O 5
|
O 5
|
N l
|
N l
|
P }
|
P }
|
3
|
3
|
|
|
O
|
O
|
P
|
P
|
L
|
L
|
D
|
D
|
P ! & 3 : H R d k r y & 5 D S b q % 4 C R a p ' 5 C Q _ m { + 9 G U l z ( 3 > J V \ b h n t { & 4 B P ^ l z 1 @ P o - > I T ~ ? G K O c w
|
P ! & 3 : H R d k r y & 5 D S b q % 4 C R a p ' 5 C Q _ m { + 9 G U l z ( 3 > J V \ b h n t { & 4 B P ^ l z 1 @ P o - > I T ~ ? G K O c w
|
|
|
|
|
|
|
1
|
1
|
7
|
7
|
?
|
?
|
C
|
C
|
G
|
G
|
[
|
[
|
o
|
o
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
