!
|
!
|
/ 1223831544 0 0 0 1212 `
|
/ 1223831544 0 0 0 1212 `
|
; N N cZ cZ cZ cZ cZ cZ : : : : : : : : v v v v v v v v v : : H H " " v& v& v& v& v& 8 8reg_generic_sec __i686.get_pc_thunk.bx reg_uart_sec __i686.get_pc_thunk.bx uart_reset uart_status uart_send_break uart_char_clock set_dma_req_i clear_dma_req_i set_dma_nd_i clear_dma_nd_i check_dma_ack_o find_dma_controller_ch __i686.get_pc_thunk.bx reg_dma_sec reg_mc_sec __i686.get_pc_thunk.bx mc_done mc_read_word mc_write_word mc_reset mc_status mc_reg_mem_area set_csc_tms reg_ethernet_sec __i686.get_pc_thunk.bx crc32_init crc32_feed_bytes __i686.get_pc_thunk.bx crc32_close crc32 __i686.get_pc_thunk.cx reg_gpio_sec __i686.get_pc_thunk.bx reg_vga_sec __i686.get_pc_thunk.bx vga_read32 vga_write32 vga_reset vga_job reg_fb_sec __i686.get_pc_thunk.bx reg_kbd_sec __i686.get_pc_thunk.bx __i686.get_pc_thunk.bx __i686.get_pc_thunk.cx reg_ata_sec ata_int __i686.get_pc_thunk.bx ata_devices_write ata_devices_hw_reset ata_devices_read ata_devices_init ata_execute_device_diagnostics_cmd __i686.get_pc_thunk.bx ata_device_execute_cmd reg_memory_sec __i686.get_pc_thunk.bx // 18 `
|
; N N cZ cZ cZ cZ cZ cZ : : : : : : : : v v v v v v v v v : : H H " " v& v& v& v& v& 8 8reg_generic_sec __i686.get_pc_thunk.bx reg_uart_sec __i686.get_pc_thunk.bx uart_reset uart_status uart_send_break uart_char_clock set_dma_req_i clear_dma_req_i set_dma_nd_i clear_dma_nd_i check_dma_ack_o find_dma_controller_ch __i686.get_pc_thunk.bx reg_dma_sec reg_mc_sec __i686.get_pc_thunk.bx mc_done mc_read_word mc_write_word mc_reset mc_status mc_reg_mem_area set_csc_tms reg_ethernet_sec __i686.get_pc_thunk.bx crc32_init crc32_feed_bytes __i686.get_pc_thunk.bx crc32_close crc32 __i686.get_pc_thunk.cx reg_gpio_sec __i686.get_pc_thunk.bx reg_vga_sec __i686.get_pc_thunk.bx vga_read32 vga_write32 vga_reset vga_job reg_fb_sec __i686.get_pc_thunk.bx reg_kbd_sec __i686.get_pc_thunk.bx __i686.get_pc_thunk.bx __i686.get_pc_thunk.cx reg_ata_sec ata_int __i686.get_pc_thunk.bx ata_devices_write ata_devices_hw_reset ata_devices_read ata_devices_init ata_execute_device_diagnostics_cmd __i686.get_pc_thunk.bx ata_device_execute_cmd reg_memory_sec __i686.get_pc_thunk.bx // 18 `
|
atadevice-cmdi.o/
|
atadevice-cmdi.o/
|
generic.o/ 1223831535 500 500 100664 24016 `
|
generic.o/ 1223831535 500 500 100664 24016 `
|
ELF D@ 4 ( U]Ít& ' UUEP ]fUUEP]fUUEP]fUUEP]fUUEP ]fUUEP$]fUVS D$
|
ELF D@ 4 ( U]Ít& ' UUEP ]fUUEP]fUUEP]fUUEP]fUUEP ]fUUEP$]fUVS D$
|
D$ $D$ ƍ D$ D$4$ D$ D$4$D$ 0 D$ D$4$D$ @ D$ D$4$D$ D$ D$4$D$ P D$ D$4$D$ ` D$ 4$D$ D$[^]Í U] uu4$UB t
|
D$ $D$ ƍ D$ D$4$ D$ D$4$D$ 0 D$ D$4$D$ @ D$ D$4$D$ D$ D$4$D$ P D$ D$4$D$ ` D$ 4$D$ D$[^]Í U] uu4$UB t
|
]u]Í D$ t$ $$Uxuu]} F F$ Fu F U1 ~t E@ EȉuűNt0 E@ EĉuuЋFt@ E` EuuԉT$ D$ F$D$F $ $t$ t$$-t& F D$ D$ $4$]u}]fF
|
]u]Í D$ t$ $$Uxuu]} F F$ Fu F U1 ~t E@ EȉuűNt0 E@ EĉuuЋFt@ E` EuuԉT$ D$ F$D$F $ $t$ t$$-t& F D$ D$ $4$]u}]fF
|
F D$ 뻍 U(]E Mu} t|9A$vOu+} D$|$ A $D$V]u}]fD$ D$ $щD$ A D$ D$ $몐 D$+ D$ D$ $z' U]E M u 9A$vVu"D$A $D$V]u]Ív D$ D$ $]1u]Í D$ A D$ D$ $]1u]Í& D$, D$ D$ $1Z
U(]U M}E u 7 9Q$v_u:Q 4$уD$ D$T$W]u}]Ð D$ T$ $҉T$ A D$ D$ $뫐 D$+ D$ D$ ${U(]E U }u ɉM 9B$vpuDB 4 D$ET$$W]u}]Í& D$ D$ $1ʍ D$ B D$ D$ $1뛍& D$, D$ D$ $1c& U(]U M}E u 7th9Q$v;Q 4$уD$ D$T$W]u}]fT$ A D$ D$ $ʐ D$& D$ D$ $띍 U(]E U }u ɉMty9B$vDB 4 D$ET$$W]u}]Í& D$ B D$ D$ $1Í& D$' D$ D$ $1뎍v ' U(uu] }F D$ F D$ D$G $F$D$ D$G $NuVuPFt%G D$ D$ D$ $G $
|
F D$ 뻍 U(]E Mu} t|9A$vOu+} D$|$ A $D$V]u}]fD$ D$ $щD$ A D$ D$ $몐 D$+ D$ D$ $z' U]E M u 9A$vVu"D$A $D$V]u]Ív D$ D$ $]1u]Í D$ A D$ D$ $]1u]Í& D$, D$ D$ $1Z
U(]U M}E u 7 9Q$v_u:Q 4$уD$ D$T$W]u}]Ð D$ T$ $҉T$ A D$ D$ $뫐 D$+ D$ D$ ${U(]E U }u ɉM 9B$vpuDB 4 D$ET$$W]u}]Í& D$ D$ $1ʍ D$ B D$ D$ $1뛍& D$, D$ D$ $1c& U(]U M}E u 7th9Q$v;Q 4$уD$ D$T$W]u}]fT$ A D$ D$ $ʐ D$& D$ D$ $띍 U(]E U }u ɉMty9B$vDB 4 D$ET$$W]u}]Í& D$ B D$ D$ $1Í& D$' D$ D$ $1뎍v ' U(uu] }F D$ F D$ D$G $F$D$ D$G $NuVuPFt%G D$ D$ D$ $G $
|
D$]u}]Ít& G D$ D$ D$ $뉐G D$ D$ D$ $W& ' US $( t;@ @ @ @ B B B$ []Ë D$& D$ D$ $$ % : ; I $ > $ > $ > I & I : ;
|
D$]u}]Ít& G D$ D$ D$ $뉐G D$ D$ D$ $W& ' US $( t;@ @ @ @ B B B$ []Ë D$& D$ D$ $$ % : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
: ;
: ; I : ; (
' I < : ; .: ; ' : ; I .: ; ' I .: ;' @ : ;I
|
: ;
: ; I : ; (
' I < : ; .: ; ' : ; I .: ; ' I .: ;' @ : ;I
|
!.? : ;' @ "4 : ;I # : ;I $4 : ;I %4 : ;I
|
!.? : ;' @ "4 : ;I # : ;I $4 : ;I %4 : ;I
|
& : ;I ' : ;I
|
& : ;I ' : ;I
|
(4 : ;I ) * 1X Y + 1 ,.: ;' I@ -.: ; ' @ . : ; I / : ; I 04 : ; I 14 : ; I 24 : ; I 3 1UX Y 4.: ; ' I@ 54 : ; I
|
(4 : ;I ) * 1X Y + 1 ,.: ;' I@ -.: ; ' @ . : ; I / : ; I 04 : ; I 14 : ; I 24 : ; I 3 1UX Y 4.: ; ' I@ 54 : ; I
|
6 1X Y 7.: ;I@ 84 : ; I? < , j
|
6 1X Y 7.: ;I@ 84 : ; I? < , j
|
0 Z int f \ a e b ? % 8E o 7 S a 1 -
|
0 Z int f \ a e b ? % 8E o 7 S a 1 -
|
> #
|
> #
|
#
|
#
|
* #
|
* #
|
#
|
#
|
K #
|
K #
|
#
|
#
|
#
|
#
|
f #
|
f #
|
] #
|
] #
|
#$
|
#$
|
#(
|
#(
|
#,
|
#,
|
" #0
|
" #0
|
$ #4
|
$ #4
|
[ &> #8
|
[ &> #8
|
*> #<
|
*> #<
|
t , #@
|
t , #@
|
G 0O #D
|
G 0O #D
|
1v #F
|
1v #F
|
2 #G
|
2 #G
|
\ 6 #H
|
\ 6 #H
|
* ? #L
|
* ? #L
|
V H #T
|
V H #T
|
] I #X
|
] I #X
|
d J #\
|
d J #\
|
k K #`
|
k K #`
|
r L% #d
|
r L% #d
|
N> #h
|
N> #h
|
] P #l ' # # > #
a L
a L ' 1h 2O 40 B . 9N [ : # ;h # } > # o h o o N o o o n @D\ E> # w F> # H> # 3 I # K> # H L # N> # O> # O P> # ; QE #$ RE #, @ S> #4 U #8 V7 #< Z 7 [> # P \> # ]> # ^> # _ # c d # e> # e f> # g> # h> # l; B m> # n> # * o> # p> # $t 7 u> # v> # w> # L x> # " y> # s z> # {> # |> #
}> # pic 7 > # > # 7 > # _ 7 > # I > # > # > # > # > # 7 > # Z > # P > # x o # 7< ext A # sim W # U `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # _ # T3 3 # * 3 # 3 # 3 # : > # # > # > # E # E #( P 9 #0 o #8 i > #< > #@ # > #D E #H > #P I E # E # > # > # > # 7 > # p 3 # P > # # 9 #
> L < sim < # cpu @ #T U ̏ #pcuc #| u ڮ 2 > X E c t | y
|
] P #l ' # # > #
a L
a L ' 1h 2O 40 B . 9N [ : # ;h # } > # o h o o N o o o n @D\ E> # w F> # H> # 3 I # K> # H L # N> # O> # O P> # ; QE #$ RE #, @ S> #4 U #8 V7 #< Z 7 [> # P \> # ]> # ^> # _ # c d # e> # e f> # g> # h> # l; B m> # n> # * o> # p> # $t 7 u> # v> # w> # L x> # " y> # s z> # {> # |> #
}> # pic 7 > # > # 7 > # _ 7 > # I > # > # > # > # > # 7 > # Z > # P > # x o # 7< ext A # sim W # U `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # _ # T3 3 # * 3 # 3 # 3 # : > # # > # > # E # E #( P 9 #0 o #8 i > #< > #@ # > #D E #H > #P I E # E # > # > # > # 7 > # p 3 # P > # # 9 #
> L < sim < # cpu @ #T U ̏ #pcuc #| u ڮ 2 > X E c t | y
|
#
|
#
|
#
|
#
|
#dat # +
|
#dat # +
|
# 1
|
# 1
|
#
|
#
|
|
|
|
|
c %
|
c %
|
L ON Rc # S~ # Q T # W # X # Y # \ # 0 ] # ? ^ # < a #$ b #( 2 c #, h #0 i #4 l #8 m #< p> #@ q> #Dlog tV #H c N ~ i 4 :# (/ l 7 # > # J @ # 7 D> # & E> # F> # G> # H # G I # . J #$ N ` + ^o _o J _o To
+ So So > @ <
dat ? i , t
val h< dat h q . X
val p< dat p \ y0 >
val x< dat x @ N val < dat 1 P ^ T val < dat 3 ` n val < dat ! p 4 "sec 1
|
L ON Rc # S~ # Q T # W # X # Y # \ # 0 ] # ? ^ # < a #$ b #( 2 c #, h #0 i #4 l #8 m #< p> #@ q> #Dlog tV #H c N ~ i 4 :# (/ l 7 # > # J @ # 7 D> # & E> # F> # G> # H # G I # . J #$ N ` + ^o _o J _o To
+ So So > @ <
dat ? i , t
val h< dat h q . X
val p< dat p \ y0 >
val x< dat x @ N val < dat 1 P ^ T val < dat 3 ` n val < dat ! p 4 "sec 1
|
` s #val < #dat Z 7 #dat
|
` s #val < #dat Z 7 #dat
|
$ 7 %ops 7
|
$ 7 %ops 7
|
# / "` 7 @ &+ ! l 'J ! #dat ! (dev #7 ) $t 5o * 7+ + + , @ 1 L C &+ x #dat (dev 7 )v $t o * v +
+ - @ / X .+ .J /dat ۬ d 0dev 7 )~ 1 o 2t o 2 o 2 o 2 o 3 + + + 4 0 9 .+ /dat 0dev 7 )l 1 o 2t o 2 o 2 o 5res o P6 { +
+ - @ L .+ 2 .J /dat 0dev 7 )u 1 o = 2t o 2 o 2 o 2 o 3 + + + 4z j P .+ i | /dat i 0dev k7 )D t 1 zo . 2t {o 2 |o 2 o 5res o P6 S p +
+ J
|
# / "` 7 @ &+ ! l 'J ! #dat ! (dev #7 ) $t 5o * 7+ + + , @ 1 L C &+ x #dat (dev 7 )v $t o * v +
+ - @ / X .+ .J /dat ۬ d 0dev 7 )~ 1 o 2t o 2 o 2 o 2 o 3 + + + 4 0 9 .+ /dat 0dev 7 )l 1 o 2t o 2 o 2 o 5res o P6 { +
+ - @ L .+ 2 .J /dat 0dev 7 )u 1 o = 2t o 2 o 2 o 2 o 3 + + + 4z j P .+ i | /dat i 0dev k7 )D t 1 zo . 2t {o 2 |o 2 o 5res o P6 S p +
+ J
|
A ) #dat I m (dev K7 76
|
A ) #dat I m (dev K7 76
|
|
|
R (new 7 8 8 8V 8 8
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common generic.c stddef.h types.h stdio.h libio.h stdint.h arch.h sim-config.h abstract.h ?&=O=O=O=J=O= J1"0$$$$$$~f=,>46
v=?v=?v=A!Nt >)R~J]~Jw([8^~JJu u< .o%o<.jU@$]_~<f~.<~ftm(O03^ J
|
R (new 7 8 8 8V 8 8
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common generic.c stddef.h types.h stdio.h libio.h stdint.h arch.h sim-config.h abstract.h ?&=O=O=O=J=O= J1"0$$$$$$~f=,>46
v=?v=?v=A!Nt >)R~J]~Jw([8^~JJu u< .o%o<.jU@$]_~<f~.<~ftm(O03^ J
|
X Mi<z(0
Z8$_D< f. <f tm(V8`
|
X Mi<z(0
Z8$_D< f. <f tm(V8`
|
XQ2Mj<0
8)yyv%0v(
8",06uuuu)uxpf* generic enabled byte_enabled hw_enabled word_enabled name baseaddr size Size 0x%x
|
XQ2Mj<0
8)yyv%0v(
8",06uuuu)uxpf* generic enabled byte_enabled hw_enabled word_enabled name baseaddr size Size 0x%x
|
Byte R/W enabled
|
Byte R/W enabled
|
Half word R/W enabled
|
Half word R/W enabled
|
Full word R/W enabled
|
Full word R/W enabled
|
anonymous external peripheral Peripheral 16450: name "%s": Run out of memory
|
anonymous external peripheral Peripheral 16450: name "%s": Run out of memory
|
Generic peripheral "%s" has size 0: ignoring Generic peripheral "%s" has no access: ignoring Full word write to disabled generic device
|
Generic peripheral "%s" has size 0: ignoring Generic peripheral "%s" has no access: ignoring Full word write to disabled generic device
|
Full word written out of range for generic device %s (addr %08x)
|
Full word written out of range for generic device %s (addr %08x)
|
Unaligned full word write to 0x%08x ignored
|
Unaligned full word write to 0x%08x ignored
|
Full word read from disabled generic device
|
Full word read from disabled generic device
|
Full word read out of range for generic device %s (addr %08x)
|
Full word read out of range for generic device %s (addr %08x)
|
Unaligned full word read from 0x%08x ignored
|
Unaligned full word read from 0x%08x ignored
|
Half word write to disabled generic device
|
Half word write to disabled generic device
|
Half-word written out of range for generic device %s (addr %08x)
|
Half-word written out of range for generic device %s (addr %08x)
|
Unaligned half word write to 0x%08x ignored
|
Unaligned half word write to 0x%08x ignored
|
Half word read from disabled generic device
|
Half word read from disabled generic device
|
Half-word read out of range for generic device %s (addr %08x)
|
Half-word read out of range for generic device %s (addr %08x)
|
Unaligned half word read from 0x%08x ignored
|
Unaligned half word read from 0x%08x ignored
|
Byte write to disabled generic device
|
Byte write to disabled generic device
|
Byte written out of range for generic device %s (addr %08x)
|
Byte written out of range for generic device %s (addr %08x)
|
Byte read from disabled generic device
|
Byte read from disabled generic device
|
Byte read out of range for generic device %s (addr %08x)
|
Byte read out of range for generic device %s (addr %08x)
|
|
|
Generic device "%s" at 0x%08x:
|
Generic device "%s" at 0x%08x:
|
Generic peripheral: Run out of memory
|
Generic peripheral: Run out of memory
|
| AB
AB
AB
0 AB
@ AB
P AB
` AB
p : AB
B ` AB
FN J AB
FI ` AB
FW @ AB
FT @ AB
F[ 0 AB
FW @ AB
F[ AB
FW AB
FFN
|
| AB
AB
AB
0 AB
@ AB
P AB
` AB
p : AB
B ` AB
FN J AB
FI ` AB
FW @ AB
FT @ AB
F[ 0 AB
FW @ AB
F[ AB
FW AB
FFN
|
AB
A t t u t t u ! t! # t# . u 0 1 t1 3 t3 > u @ A tA C tC N u P Q tQ S tS ^ u ` a ta c tc n u p q tq s ts u V t t u R u t t Z u 8 8 7 V7 > u> Z V ` a ta c tc 7 u ` P u P u P u P 7 u ` Q u Q u Q u 2 Q2 7 u @ A tA C tC 1 u @ m m P u P u P u P 1 u @ m m Q u Q u Q u * Q* 1 u @ A tA C tC / u @ t t R u R u R u * R* / u @ t t P u P u P u P / u @ t t Q u Q u Q u * Q* / u R 0 1 t1 3 t3 9 u 0 c c t P u P u P u P 9 u 0 c c q Rq u R u R u 2 R2 9 u q R @ A tA C tC u @ p p x Rx u R u R u @ p p P u P u P u @ p p Q u Q u Q u x R t t u ? ? L Pt u P u P u ? ? I RI u R u R u I p R t t
|
AB
A t t u t t u ! t! # t# . u 0 1 t1 3 t3 > u @ A tA C tC N u P Q tQ S tS ^ u ` a ta c tc n u p q tq s ts u V t t u R u t t Z u 8 8 7 V7 > u> Z V ` a ta c tc 7 u ` P u P u P u P 7 u ` Q u Q u Q u 2 Q2 7 u @ A tA C tC 1 u @ m m P u P u P u P 1 u @ m m Q u Q u Q u * Q* 1 u @ A tA C tC / u @ t t R u R u R u * R* / u @ t t P u P u P u P / u @ t t Q u Q u Q u * Q* / u R 0 1 t1 3 t3 9 u 0 c c t P u P u P u P 9 u 0 c c q Rq u R u R u 2 R2 9 u q R @ A tA C tC u @ p p x Rx u R u R u @ p p P u P u P u @ p p Q u Q u Q u x R t t u ? ? L Pt u P u P u ? ? I RI u R u R u I p R t t
|
u Y Y V u
|
u Y Y V u
|
V
|
V
|
|
|
t
|
t
|
|
|
t
|
t
|
|
|
u " reg_generic_sec
|
u " reg_generic_sec
|
x ~ vapi_fn sec_end params debug _shortbuf _IO_lock_t write_dat32 generic_reset blocksize stderr _IO_buf_end mem_cycles wordaddr write_up _IO_write_end unsigned int next uint32_t GENERIC_WRITE mask _flags nways writeprog32 paramt_none btic clkcycle_ps GENERIC_HW _markers loadcycles str_val read_dat16 dependstats generic_sec_start mprof_fn readfunc8 class_ptr calling_convention vapi_id iprompt_run _pos generic_read_hw stdout generic _IO_save_end wordval readfunc16 fout mdelay long long unsigned int fexe_log sbp_bf_fwd read_dat32 exe_log _IO_backup_base _offset int_val init writefunc8 value time_point _fileno addr_val trans_direction paramt_longlong size_t store_hitdelay edge_trigger _IO_read_base runtime stdin cycle_duration _next readfunc32 GENERIC_BYTE hazardwait GENERIC_WORD generic_write_byte storecycles generic_write_word superscalar ext_write longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral GENERIC_READ _mode filename _IO_marker _IO_read_ptr generic_word_enabled load_missdelay uint8_t supercycles memory_order fmprof generic_baseaddr oraddr_t _IO_write_base gdb_enabled long long int paramt_int ext_read _IO_save_base param_t hazards mprofile sbuf_len dev_generic read_up writeprog32_dat reg_generic_sec generic_status end_cycles timings_fn history paramt_word __quad_t size prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts trans_size _vtable_offset generic_byte_enabled sec_start generic_read_word fprof hush reset_instructions uint16_t stalled load_hitdelay config ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int config_param vapi_file generic_read_byte hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets word_enabled name fulladdr mem_ops read_dat8 byte_enabled generic_size exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt hw_enabled unsigned char _sbuf write_dat16 _IO_write_ptr generic_enabled config_section delayr paramt_str reset_cycles generic_name addr writefunc16 write_dat8 baseaddr server_port generic_hw_enabled __off_t verbose signed char profile short unsigned int generic_write_hw exe_log_fn writefunc32 generic_sec_end double bitoff missdelay cycles _chain FILE writeprog8_dat _flags2 exe_log_end ../../peripheral/generic.c _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 H @
|
x ~ vapi_fn sec_end params debug _shortbuf _IO_lock_t write_dat32 generic_reset blocksize stderr _IO_buf_end mem_cycles wordaddr write_up _IO_write_end unsigned int next uint32_t GENERIC_WRITE mask _flags nways writeprog32 paramt_none btic clkcycle_ps GENERIC_HW _markers loadcycles str_val read_dat16 dependstats generic_sec_start mprof_fn readfunc8 class_ptr calling_convention vapi_id iprompt_run _pos generic_read_hw stdout generic _IO_save_end wordval readfunc16 fout mdelay long long unsigned int fexe_log sbp_bf_fwd read_dat32 exe_log _IO_backup_base _offset int_val init writefunc8 value time_point _fileno addr_val trans_direction paramt_longlong size_t store_hitdelay edge_trigger _IO_read_base runtime stdin cycle_duration _next readfunc32 GENERIC_BYTE hazardwait GENERIC_WORD generic_write_byte storecycles generic_write_word superscalar ext_write longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral GENERIC_READ _mode filename _IO_marker _IO_read_ptr generic_word_enabled load_missdelay uint8_t supercycles memory_order fmprof generic_baseaddr oraddr_t _IO_write_base gdb_enabled long long int paramt_int ext_read _IO_save_base param_t hazards mprofile sbuf_len dev_generic read_up writeprog32_dat reg_generic_sec generic_status end_cycles timings_fn history paramt_word __quad_t size prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts trans_size _vtable_offset generic_byte_enabled sec_start generic_read_word fprof hush reset_instructions uint16_t stalled load_hitdelay config ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int config_param vapi_file generic_read_byte hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets word_enabled name fulladdr mem_ops read_dat8 byte_enabled generic_size exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt hw_enabled unsigned char _sbuf write_dat16 _IO_write_ptr generic_enabled config_section delayr paramt_str reset_cycles generic_name addr writefunc16 write_dat8 baseaddr server_port generic_hw_enabled __off_t verbose signed char profile short unsigned int generic_write_hw exe_log_fn writefunc32 generic_sec_end double bitoff missdelay cycles _chain FILE writeprog8_dat _flags2 exe_log_end ../../peripheral/generic.c _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 H @
|
L ` %
|
L ` %
|
+
|
+
|
0
|
0
|
B
> PQ @ R ! N \ ^ 2 '$ m 2 $ ' ) | \
$+ 4 & ] 5 ] 95 @ 0 y5 > - )? -? -? D G 4J ) > 0 Q @ f P w ` J
|
B
> PQ @ R ! N \ ^ 2 '$ m 2 $ ' ) | \
$+ 4 & ] 5 ] 95 @ 0 y5 > - )? -? -? D G 4J ) > 0 Q @ f P w ` J
|
` @ 0 @ @ `
- 2 7 < A ( F 5 K : P C U Z 0 _ ` e k q w } ` 0 @ p 8 x H i U p : , ; L U \ d i v generic.c generic_reset generic_enabled generic_byte_enabled generic_hw_enabled generic_word_enabled generic_baseaddr generic_size generic_sec_end generic_sec_start generic_name generic_read_byte generic_write_byte generic_read_hw generic_write_hw generic_read_word generic_write_word generic_status .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC13 .LC12 .LC11 .LC16 .LC15 .LC14 .LC19 .LC18 .LC17 .LC22 .LC21 .LC20 .LC24 .LC23 .LC26 .LC25 .LC27 .LC28 .LC31 .LC30 .LC29 .LC33 .LC32 reg_generic_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param __strdup stderr fprintf exit reg_mem_area reg_sim_reset reg_sim_stat free config fwrite runtime fputc malloc v H |
|
` @ 0 @ @ `
- 2 7 < A ( F 5 K : P C U Z 0 _ ` e k q w } ` 0 @ p 8 x H i U p : , ; L U \ d i v generic.c generic_reset generic_enabled generic_byte_enabled generic_hw_enabled generic_word_enabled generic_baseaddr generic_size generic_sec_end generic_sec_start generic_name generic_read_byte generic_write_byte generic_read_hw generic_write_hw generic_read_word generic_write_word generic_status .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC13 .LC12 .LC11 .LC16 .LC15 .LC14 .LC19 .LC18 .LC17 .LC22 .LC21 .LC20 .LC24 .LC23 .LC26 .LC25 .LC27 .LC28 .LC31 .LC30 .LC29 .LC33 .LC32 reg_generic_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param __strdup stderr fprintf exit reg_mem_area reg_sim_reset reg_sim_stat free config fwrite runtime fputc malloc v H |
|
I # J $ K % K & K ' 3 K 9 C ( W K ] g ) { K * K H
|
I # J $ K % K & K ' 3 K 9 C ( W K ] g ) { K * K H
|
I L + M N O # H )
|
I L + M N O # H )
|
I l u P Q R , M % N - S T - m H s
|
I l u P Q R , M % N - S T - m H s
|
I T . M N / M N
|
I T . M N / M N
|
M & 0 . U M H S
|
M & 0 . U M H S
|
I _ T 1 M N 2 M N M 3 & U M H S
|
I _ T 1 M N 2 M N M 3 & U M H S
|
I f T 4 M N 5 M N M 6 & U = H C
|
I f T 4 M N 5 M N M 6 & U = H C
|
I R T 7 M N 8 M N
|
I R T 7 M N 8 M N
|
M & 9 . U M H S
|
M & 9 . U M H S
|
I f T : M N M ; U H #
|
I f T : M N M ; U H #
|
I 2 T < M N M = U H
|
I 2 T < M N M = U H
|
I V # > 2 N ? ? N N @ U W A U B U
|
I V # > 2 N ? ? N N @ U W A U B U
|
H
|
H
|
|
|
I *
|
I *
|
X R
|
X R
|
C q
|
C q
|
M
|
M
|
D
|
D
|
U
|
U
|
O ! & 3 : H R d k r y & 5 D S b q % 4 C R a p $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E S a o } % < I W e s = I T _ j v &
|
O ! & 3 : H R d k r y & 5 D S b q % 4 C R a p $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E S a o } % < I W e s = I T _ j v &
|
8
|
8
|
D
|
D
|
R
|
R
|
`
|
`
|
n
|
n
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
$ 2 $ 0 > L Z h v
$
=
E
I
M
u
}
% ) - U ] a e > F J N W b g + / D K O S \ f k u * : > C M R ] h % 4 M X \ ` i s * 5 9 = S ` m z 0 4 H L ` d x | $ @ D ` d 16450.o/ 1223831536 500 500 100664 55128 `
|
$ 2 $ 0 > L Z h v
$
=
E
I
M
u
}
% ) - U ] a e > F J N W b g + / D K O S \ f k u * : > C M R ] h % 4 M X \ ` i s * 5 9 = S ` m z 0 4 H L ` d x | $ @ D ` d 16450.o/ 1223831536 500 500 100664 55128 `
|
ELF 4 ( UUE ]
UUE ]
UUE ]
UUE ]
UUE ]
UUE ]
UWVS 0 D$P D$ $@ D$ ƍ D$ D$4$ D$ D$4$D$ @ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ |$ D$4$D$ |$ D$4$D$ D$ 4$D$ D$ [^_]fUS D$ D$ D$ $$ U(uu]}} t$dž <$ t
]u}]Ë D$$ D$ D$ $$
Uxuu]} U1 E0 T$ EE E D$ D$ uủ$ t$$ t$$]u}]Í 4$㍴& ' US E@\ D$' T$$[]fUWVS ,} EUM䍶 t x 9 tt Ѓ)Љx v/ tD$ML$ ET$$ D$눋 t& <$ Kv ƉGpf;v On+v GlWm OlWmGnwnf% fG
|
ELF 4 ( UUE ]
UUE ]
UUE ]
UUE ]
UUE ]
UUE ]
UWVS 0 D$P D$ $@ D$ ƍ D$ D$4$ D$ D$4$D$ @ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ |$ D$4$D$ |$ D$4$D$ D$ 4$D$ D$ [^_]fUS D$ D$ D$ $$ U(uu]}} t$dž <$ t
]u}]Ë D$$ D$ D$ $$
Uxuu]} U1 E0 T$ EE E D$ D$ uủ$ t$$ t$$]u}]Í 4$㍴& ' US E@\ D$' T$$[]fUWVS ,} EUM䍶 t x 9 tt Ѓ)Љx v/ tD$ML$ ET$$ D$눋 t& <$ Kv ƉGpf;v On+v GlWm OlWmGnwnf% fG
|
UwnW5ȉ1騿Oh Gd9f WpBv ] W
|
UwnW5ȉ1騿Oh Gd9f WpBv ] W
|
F2 uB& uNt& u^t& tF2fuv $F3]u]fF2t]u]fF2t4$j]u]F2t]u]zf]u]]u]& Uщ(] }Ǹu!G` u; tmG39t]u}]Ð um]u}]fG3 $ D$ D$ r D$L$ ur D$0 |$$r D$ r t$D$L$$ `t& U8}} ]Eu w5x.v R 1. t& u$ w01 ]u}]Ðu w1t܉D$ t& D$ D$T$$ 먋 w9tD$ 1w8G8 aD$ w2 :D$ ^ Y GTg 1 MU& 9wTD tMWL | DW L$ $ D$ET$D$ w7 aG7 aD$ t& D$ D$ 1D$T$$ D$ t& G3 !ƃ< D$ x GTuA 1 GT g7Dt& WLoTtW | WL tD$ D$ D$T$$ v D$ D$ t& GL D$ GHD$| D$GTT$$ D$ D$ D$YfG7WL
|
F2 uB& uNt& u^t& tF2fuv $F3]u]fF2t]u]fF2t4$j]u]F2t]u]zf]u]]u]& Uщ(] }Ǹu!G` u; tmG39t]u}]Ð um]u}]fG3 $ D$ D$ r D$L$ ur D$0 |$$r D$ r t$D$L$$ `t& U8}} ]Eu w5x.v R 1. t& u$ w01 ]u}]Ðu w1t܉D$ t& D$ D$T$$ 먋 w9tD$ 1w8G8 aD$ w2 :D$ ^ Y GTg 1 MU& 9wTD tMWL | DW L$ $ D$ET$D$ w7 aG7 aD$ t& D$ D$ 1D$T$$ D$ t& G3 !ƃ< D$ x GTuA 1 GT g7Dt& WLoTtW | WL tD$ D$ D$T$$ v D$ D$ t& GL D$ GHD$| D$GTT$$ D$ D$ D$YfG7WL
|
DWG7 D$ Gd|$D$0 $G7 ^ v D$ D$ $ D$Y dt& v 1D$ D$$ T$'ft& ' U(] uƉ} H7 D$ Fdt$D$0 $NTA;| uIVHf|V | ɍAFTVHuF7 F7u^]}u] v D$ |$D$T$$ NT늍v N7t& 먍 똍 U E]
U8uu]E }U N5DŽx[vF t+ D$ T T$D$L$$ v ]u}]Ív 4 t& N5F0F1Eȃ҃ BLH
|
DWG7 D$ Gd|$D$0 $G7 ^ v D$ D$ $ D$Y dt& v 1D$ D$$ T$'ft& ' U(] uƉ} H7 D$ Fdt$D$0 $NTA;| uIVHf|V | ɍAFTVHuF7 F7u^]}u] v D$ |$D$T$$ NT늍v N7t& 먍 똍 U E]
U8uu]E }U N5DŽx[vF t+ D$ T T$D$L$$ v ]u}]Ív 4 t& N5F0F1Eȃ҃ BLH
|
Eʋ NdtF5D$ F1D$F0L$T$$ D$ D$ T D$A t+D$ D$ T D$T$$ F1 F2t4F`T$$ D$D$ D$ T D$]}u]. NPf7;| V@ | ɍAFPV@u+F7@t% D$
|
Eʋ NdtF5D$ F1D$F0L$T$$ D$ D$ T D$A t+D$ D$ T D$T$$ F1 F2t4F`T$$ D$D$ D$ T D$]}u]. NPf7;| V@ | ɍAFPV@u+F7@t% D$
|
D$ t$$ ]}u] t-D$ D$ T D$T$$ F9 t-D$ D$ T D$T$$ F6]}u]t& Y EE1Ȩ@tPE@ F7@u@T D$ t$$ D$ D$ t$$V1F5EN0E }Dx
|
D$ t$$ ]}u] t-D$ D$ T D$T$$ F9 t-D$ D$ T D$T$$ F6]}u]t& Y EE1Ȩ@tPE@ F7@u@T D$ t$$ D$ D$ t$$V1F5EN0E }Dx
|
Fdv ɉM| F4 E E| t>N7 FD F@ FP ' T D$
|
Fdv ɉM| F4 E E| t>N7 FD F@ FP ' T D$
|
t$$Ef7 FL FH FT l fEt}\ Wt& F@v }t t& tvBv v t& v F7@t& r D$
|
t$$Ef7 FL FH FT l fEt}\ Wt& F@v }t t& tvBv v t& v F7@t& r D$
|
$D$ t$T D$ t$$-t& Bm v v ɍ MD$ T L$D$T$$ N5v& FPT$$ D$D$ D$ T D$& ED$ D$ T D$T$$ v UVS $ tuǀ ǀ ǀ ǀ ǀ $ t xterf@m:@ dž dž [^]Ë D$$ D$ D$ $$UWVS U D$ D$A $ B D$ D$ D$ $MqH;qLt? U Dr|$D$A $MF | 9QLuNj B D$ D$ D$ $Mq@;qDtA v U 2|$D$A $MF | 9QDuȋ B $
|
$D$ t$T D$ t$$-t& Bm v v ɍ MD$ T L$D$T$$ N5v& FPT$$ D$D$ D$ T D$& ED$ D$ T D$T$$ v UVS $ tuǀ ǀ ǀ ǀ ǀ $ t xterf@m:@ dž dž [^]Ë D$$ D$ D$ $$UWVS U D$ D$A $ B D$ D$ D$ $MqH;qLt? U Dr|$D$A $MF | 9QLuNj B D$ D$ D$ $Mq@;qDtA v U 2|$D$A $MF | 9QDuȋ B $
|
D$M A1D$ A0D$ D$B $M A3D$ A2D$ D$B $M A6D$ A5D$ D$B $M A8D$ A7D$ D$B $M A9D$ D$B $ A D$! D$ D$ $U B:D$ B
|
D$M A1D$ A0D$ D$B $M A3D$ A2D$ D$B $M A6D$ A5D$ D$B $M A8D$ A7D$ D$B $M A9D$ D$B $ A D$! D$ D$ $U B:D$ B
|
F>FX fF< D$ Fdt$D$p" $1& ' UWVS u ti8 td $ $ Ht: D$ D$ @ $t& Q FL VFH | 1FD F@ FT FP Fd F: fF< F> FX F\ F` F F F r1 ~tF0 F1 F2 F3F4 F5F6 F7`F8 F9 Fp Fn Fl Fh džt džx u$ D$ p& D$@ t$$ [^_]Ðt& p t$D$$t& D$ D$ D$T$$ |t& h D$ 뷍& $ t& UVS0u ED$ D$ $ uAEFX fF< D$ Fdt$D$p" $0[^]Ðt& ET$$ D$D$ D$ D$덍 t $몍 D$ p& D$@ t$${
U] uu uCD$ @ $FPuN7@]u]Ë]uu]& D$ a D$T$$ fUWVS L
Ep5 @ D$UB:$ MA6f E E UxR5ŨB9 UE e1ɋuB:1҃!ƍv 19Et E uЃE e uEu> EU@nEȃp 1Ƀ!1҉E܍ E19}EE t E 8 E؉E}؉E u u u t$Eԉ$MAPu#I7@L[^_]Í A:A>MAPtE$L[^_]Ít& U D$B:L$$ D$ D$ D$'fU B:L$$ D$ D$ q D$ Nmue } U̍ T$Mȋ D$ L$EĉD$T$$ M qn u u t$M D$ D$ EĉT$$ D$M MeO E z>UB:EED$ D$ $(t& Et21v v Et *& v 1 U % : ; I $ > $ > $ > I & I : ;
|
F>FX fF< D$ Fdt$D$p" $1& ' UWVS u ti8 td $ $ Ht: D$ D$ @ $t& Q FL VFH | 1FD F@ FT FP Fd F: fF< F> FX F\ F` F F F r1 ~tF0 F1 F2 F3F4 F5F6 F7`F8 F9 Fp Fn Fl Fh džt džx u$ D$ p& D$@ t$$ [^_]Ðt& p t$D$$t& D$ D$ D$T$$ |t& h D$ 뷍& $ t& UVS0u ED$ D$ $ uAEFX fF< D$ Fdt$D$p" $0[^]Ðt& ET$$ D$D$ D$ D$덍 t $몍 D$ p& D$@ t$${
U] uu uCD$ @ $FPuN7@]u]Ë]uu]& D$ a D$T$$ fUWVS L
Ep5 @ D$UB:$ MA6f E E UxR5ŨB9 UE e1ɋuB:1҃!ƍv 19Et E uЃE e uEu> EU@nEȃp 1Ƀ!1҉E܍ E19}EE t E 8 E؉E}؉E u u u t$Eԉ$MAPu#I7@L[^_]Í A:A>MAPtE$L[^_]Ít& U D$B:L$$ D$ D$ D$'fU B:L$$ D$ D$ q D$ Nmue } U̍ T$Mȋ D$ L$EĉD$T$$ M qn u u t$M D$ D$ EĉT$$ D$M MeO E z>UB:EED$ D$ $(t& Et21v v Et *& v 1 U % : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ ' I I : ; ' : ;
: ; I8
|
I ! I/ ' I I : ; ' : ;
: ; I8
|
: ;
: ; I : ; (
' I < & I : ; .: ;' I : ;I 4 : ;I .: ;' !4
|
: ;
: ; I : ; (
' I < & I : ; .: ;' I : ;I 4 : ;I .: ;' !4
|
" : ;I #.: ;' @ $ : ;I
|
" : ;I #.: ;' @ $ : ;I
|
%.? : ;' @ &4 : ;I ' : ;I (4 : ;I
|
%.? : ;' @ &4 : ;I ' : ;I (4 : ;I
|
).1@ * 1
|
).1@ * 1
|
+4 1 , U -4 : ;I . / 1X Y 0 1 1 2 1UX Y 3 U 44 1 54 I4
|
+4 1 , U -4 : ;I . / 1X Y 0 1 1 2 1UX Y 3 U 44 1 54 I4
|
6 : ;I 7.: ;' I@ 84 : ;I 9.: ;I@ : ; <4 1
|
6 : ;I 7.: ;' I@ 84 : ;I 9.: ;I@ : ; <4 1
|
=4 : ; I >4 : ; I? < ?! t& O + 0
|
=4 : ; I >4 : ; I? < ?! t& O + 0
|
int N S
|
int N S
|
|
|
l 8v
|
l 8v
|
S ? 1Z 2: D 40 Q 1 -
|
S ? 1Z 2: D 40 Q 1 -
|
A #
|
A #
|
#
|
#
|
W #
|
W #
|
#
|
#
|
#
|
#
|
5
|
5
|
#
|
#
|
#
|
#
|
#
|
#
|
y #
|
y #
|
6 #$
|
6 #$
|
#(
|
#(
|
` #,
|
` #,
|
b " #0
|
b " #0
|
J $ #4
|
J $ #4
|
G &A #8
|
G &A #8
|
e *A #<
|
e *A #<
|
, #@
|
, #@
|
0: #D
|
0: #D
|
1h #F
|
1h #F
|
( 2 #G
|
( 2 #G
|
6 #H
|
6 #H
|
? #L
|
? #L
|
C H #T
|
C H #T
|
J I #X
|
J I #X
|
Q J #\
|
Q J #\
|
X K #`
|
X K #`
|
_ L% #d
|
_ L% #d
|
NA #h
|
NA #h
|
P #l E # #
|
P #l E # #
|
# A #
S 7
S 7 ' A . 9^ : # ;x # > # a x a a ^ a a a ~ @Dl " EA #
|
# A #
S 7
S 7 ' A . 9^ : # ;x # > # a x a a ^ a a a ~ @Dl " EA #
|
FA #
|
FA #
|
HA # I # ] KA # L # NA # OA # PA # ( Qv #$ m Rv #, y SA #4
|
HA # I # ] KA # L # NA # OA # PA # ( Qv #$ m Rv #, y SA #4
|
U #8 K V #< Z d [A #
|
U #8 K V #< Z d [A #
|
\A # ]A # ^A # _ # c
|
\A # ]A # ^A # _ # c
|
d # Z eA # fA # gA # hA # lK mA # U nA # oA # o pA # $t d uA # vA # E wA # a xA # O yA # zA # {A # 0 |A # / }A # pic d A # A # d A # o d A # v A # A # F A # 9 A # A # d A # A #
|
d # Z eA # fA # gA # hA # lK mA # U nA # oA # o pA # $t d uA # vA # E wA # a xA # O yA # zA # {A # 0 |A # / }A # pic d A # A # d A # o d A # v A # A # F A # 9 A # A # d A # A #
|
A # 0 a # = 7L ext A+ # sim W # `l #Lcuc i #`cpu q
|
A # 0 a # = 7L ext A+ # sim W # `l #Lcuc i #`cpu q
|
#tdc ~K #pic #pm #bpb # " o # TC C # p C # C # C # & A # # A # 8 A # C v # v #( < I #0 a #8 A #< k A #@ > A #D t
|
#tdc ~K #pic #pm #bpb # " o # TC C # p C # C # C # & A # # A # 8 A # C v # v #( < I #0 a #8 A #< k A #@ > A #D t
|
v #H A #P % 6 v # v # A # $ A # N A # d A # C #
|
v #H A #P % 6 v # v # A # $ A # N A # d A # C #
|
A # # I #
A 7 L sim L # cpu P #T ̟ #pcuc #| . م ڮ A v h D : Y
|
A # # I #
A 7 L sim L # cpu P #T ̟ #pcuc #| . م ڮ A v h D : Y
|
t C
|
t C
|
|
|
V #
|
V #
|
# /
|
# /
|
#dat # ;
|
#dat # ;
|
# A
|
# A
|
#
|
#
|
/
|
/
|
#
|
#
|
5
|
5
|
l
|
l
|
y T
|
y T
|
!
|
!
|
&
|
&
|
"
|
"
|
# c
|
# c
|
#
|
#
|
#
|
#
|
$/
|
$/
|
#
|
#
|
% # &
|
% # &
|
&? #
|
&? #
|
'/
|
'/
|
#
|
#
|
(
|
(
|
# G
|
# G
|
)U #
|
)U #
|
H
|
H
|
A A A ? H A % U E
|
A A A ? H A % U E
|
. ops
|
. ops
|
/ # +
|
/ # +
|
0 # T l
|
0 # T l
|
[ L O R # s S # T # h W # X # Y #
|
[ L O R # s S # T # h W # X # Y #
|
\
#
|
\
#
|
]-
# + ^I
#
|
]-
# + ^I
#
|
a #$ )
|
a #$ )
|
b #( U c #, . h
#0 iI
#4 l #8 V m #< R
|
b #( U c #, . h
#0 iI
#4 l #8 V m #< R
|
pA #@ qA #Dlog tH #H
-
I
3
: 6 # #dll #0dlh #1ier #2iir ´ #3fcr ô #4lcr Ĵ #5mcr Ŵ #6lsr ƴ #7msr Ǵ #8scr ȴ #9
7
7 S ̴ # Ϳ # g δ # $ i A # A # K A # A # W 0 # D 0 # A # A # 1 A # ) a # dll #dlh #lcr # A # 2 0 O
# #: S #@ a #d #h < 0 #t J A # A # L A # @ # d A # r A #
|
pA #@ qA #Dlog tH #H
-
I
3
: 6 # #dll #0dlh #1ier #2iir ´ #3fcr ô #4lcr Ĵ #5mcr Ŵ #6lsr ƴ #7msr Ǵ #8scr ȴ #9
7
7 S ̴ # Ϳ # g δ # $ i A # A # K A # A # W 0 # D 0 # A # A # 1 A # ) a # dll #dlh #lcr # A # 2 0 O
# #: S #@ a #d #h < 0 #t J A # A # L A # @ # d A # r A #
|
#irq A # 0 a # A # #
a @ 7 [
a dll A dlh A lcr A 0 a dat P !' ) dat P "P #f O $val L $dat P # 1 , $val L $dat P # @ Q X $val L $dat P #
` q $val L $dat P #, 9 _ $val 8L $dat 8 P : # @ $val ?L $dat ? P A % > &sec A
|
#irq A # 0 a # A # #
a @ 7 [
a dll A dlh A lcr A 0 a dat P !' ) dat P "P #f O $val L $dat P # 1 , $val L $dat P # @ Q X $val L $dat P #
` q $val L $dat P #, 9 _ $val 8L $dat 8 P : # @ $val ?L $dat ? P A % > &sec A
|
4 #v 1@ G $val 0L $dat 0 #\ ! s L 'val L 'dat P # g0 'dat f P h (ops i ) > K * + # @ w x 'dat P f A , g -+ a ./ e 5 r +x q +} . [ r (x q (} / ] 0 1 + ,( r ex q e} ,H r x q } 2F h 0p 0d 0X 3 4| q + , r .x q .} .h D r 4x q 4} 1 r #x q #} 5 % H G
|
4 #v 1@ G $val 0L $dat 0 #\ ! s L 'val L 'dat P # g0 'dat f P h (ops i ) > K * + # @ w x 'dat P f A , g -+ a ./ e 5 r +x q +} . [ r (x q (} / ] 0 1 + ,( r ex q e} ,H r x q } 2F h 0p 0d 0X 3 4| q + , r .x q .} .h D r 4x q 4} 1 r #x q #} 5 % H G
|
# m 'dat P 5 }% < # qp _
|
# m 'dat P 5 }% < # qp _
|
[ 'id pa > 6+ pa u 'dat p -P r . )
|
[ 'id pa > 6+ pa u 'dat p -P r . )
|
J r sx q s} 5 h% R #x 9`
|
J r sx q s} 5 h% R #x 9`
|
|
|
'dat 8 -P : > .
|
'dat 8 -P : > .
|
|
|
r Dx q D} 5 % d # u
|
r Dx q D} 5 % d # u
|
0 } a 'dat t -P v . * r x q } . 0 P r }x q }} 5 % #8 M0 'dat L ) P N . r Wx q W} 5 % # s 6
_ = 'dat r -P t .
6
, r {x q {} 5 % # `@
'dat _ -P a 2 .
r jx q j} 5 % #
q 'dat -P . o r x q } 5 % #" & - 'dat % -P ' . . - | r 0x q 0} 5 % # 0 % m 6P # 0 6P #/ p w 6P 6, A . @ r x q } . f r x q } 5 % r 7 0
|
0 } a 'dat t -P v . * r x q } . 0 P r }x q }} 5 % #8 M0 'dat L ) P N . r Wx q W} 5 % # s 6
_ = 'dat r -P t .
6
, r {x q {} 5 % # `@
'dat _ -P a 2 .
r jx q j} 5 % #
q 'dat -P . o r x q } 5 % #" & - 'dat % -P ' . . - | r 0x q 0} 5 % # 0 % m 6P # 0 6P #/ p w 6P 6, A . @ r x q } . f r x q } 5 % r 7 0
|
H 6
|
H 6
|
\
|
\
|
'dat
|
'dat
|
-P 0 - , r x q } . r x q } , > r x q } . d r x q } . 0 r x q } .F ` r x q } ,( 2 &i A . r x q } ,P r x q } 1p r x q } . 8 X r x q } .G U ~ r x q } . r x q } .h r x q } . r x q } 2 p 0 3 + . 7 r x q } 5 % #
|
-P 0 - , r x q } . r x q } , > r x q } . d r x q } . 0 r x q } .F ` r x q } ,( 2 &i A . r x q } ,P r x q } 1p r x q } . 8 X r x q } .G U ~ r x q } . r x q } .h r x q } . r x q } 2 p 0 3 + . 7 r x q } 5 % #
|
6P 'ch A
2 0 3 + . r x q } 5 % #t ! <
$dat P 8lsr 0 #d
|
6P 'ch A
2 0 3 + . r x q } 5 % #t ! <
$dat P 8lsr 0 #d
|
%0 M h
A 6
|
%0 M h
A 6
|
$
6 $ w 'dat $ -P & 5 .m r x q } 2F . 0p 0d 0X 3 4| t + . X r 0x q 0} .r r 5x q 5} . > r mx q m} . d r x q } . r x q } 2F 0 0p 0d 0X 3X 4| + . r rx q r} .
|
$
6 $ w 'dat $ -P & 5 .m r x q } 2F . 0p 0d 0X 3 4| t + . X r 0x q 0} .r r 5x q 5} . > r mx q m} . d r x q } . r x q } 2F 0 0p 0d 0X 3X 4| + . r rx q r} .
|
r >x q >} . M 0 r Ox q O} 5 % T 9
|
r >x q >} . M 0 r Ox q O} 5 % T 9
|
M P 8new N 1 m [%
|
M P 8new N 1 m [%
|
[ %x p" 'dat ? P &i A _ # p" # r g! 'dat -P -w 2 0! 0 .p# # V! r x q } 5 % % $ k& " 'dat 1 P / % % ! 0 .% 0& ! r x q } .?& X& " r x q } 5 % # p& q' g " 'dat P - - A .& 0' " r x q } 5 % % \' ( ( # 'dat [ T -P ] t .' ( # r _x q _} 5 S% a $ "P "~ A :U# r x q } :# 8par A 8pe A 8fe A A 8j A + A a :# r 9x q 9} ; r >x q >} :# C 5 9% % L( + )% 'dat K P M 2# Q$ 0+# 0 # , $ 4Z# 4f# @ 4q# t 4|# 4# ? 4# 4# .* H+ $ +# +# 3 +# +# . * @* $ +<# +H# 1h+ + <# k .@* * % r Ox q O} 5 N% q
S 9% 7 )%
S N% 7 >% >%
S h% 7 X%
S }% 7 m%
S % 7
% % X% >%
S % 7
|
[ %x p" 'dat ? P &i A _ # p" # r g! 'dat -P -w 2 0! 0 .p# # V! r x q } 5 % % $ k& " 'dat 1 P / % % ! 0 .% 0& ! r x q } .?& X& " r x q } 5 % # p& q' g " 'dat P - - A .& 0' " r x q } 5 % % \' ( ( # 'dat [ T -P ] t .' ( # r _x q _} 5 S% a $ "P "~ A :U# r x q } :# 8par A 8pe A 8fe A A 8j A + A a :# r 9x q 9} ; r >x q >} :# C 5 9% % L( + )% 'dat K P M 2# Q$ 0+# 0 # , $ 4Z# 4f# @ 4q# t 4|# 4# ? 4# 4# .* H+ $ +# +# 3 +# +# . * @* $ +<# +H# 1h+ + <# k .@* * % r Ox q O} 5 N% q
S 9% 7 )%
S N% 7 >% >%
S h% 7 X%
S }% 7 m%
S % 7
% % X% >%
S % 7
|
% X% X%
S % 7 % % % % % X% % >% = 8 & > >M >k >= > > A
|
% X% X%
S % 7 % % % % % X% % >% = 8 & > >M >k >= > > A
|
S j& ? > 8_& u B
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../peripheral/channels ../../cpu/common 16450.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h debug.h channel.h abstract.h >>>>)>> >xfZ0$$$$$$!2i砃&*>ؑnxJAuvyX=B!!m.zt ?u< < f f?eKv /:xX/W=R1G?G>/Iy
@IK/2z8|eu;ESeu/ty(F(o0}H.?uvu&>!eg3v;=w1*yLieKx(>KGK@a=ڔY$yt (K0rfz0}8vieK 0LieKe0LiheK&0G4^:0db<LieKyL4=""ʰ:ZןY;=;/[/;:MLofq<.qfuh u fw< .wf tn<.nfXz<4zf !-uW=-/>[ӯ;/ut2Y8 XsNeK `eK8 eKzX,L-KYu`Ke=Y#eYI6LOTuw(e+x(X2 t h?GY?CtP{&hJ'0dt{1f0WKY&'ׁ=0}.}<.;/w0
K}<$T.A <#G1J X6oI={tnJ{f.>zK <7e&9\<$.\O;K>% XU<+.U%X8z8
|
S j& ? > 8_& u B
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../peripheral/channels ../../cpu/common 16450.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h debug.h channel.h abstract.h >>>>)>> >xfZ0$$$$$$!2i砃&*>ؑnxJAuvyX=B!!m.zt ?u< < f f?eKv /:xX/W=R1G?G>/Iy
@IK/2z8|eu;ESeu/ty(F(o0}H.?uvu&>!eg3v;=w1*yLieKx(>KGK@a=ڔY$yt (K0rfz0}8vieK 0LieKe0LiheK&0G4^:0db<LieKyL4=""ʰ:ZןY;=;/[/;:MLofq<.qfuh u fw< .wf tn<.nfXz<4zf !-uW=-/>[ӯ;/ut2Y8 XsNeK `eK8 eKzX,L-KYu`Ke=Y#eYI6LOTuw(e+x(X2 t h?GY?CtP{&hJ'0dt{1f0WKY&'ׁ=0}.}<.;/w0
K}<$T.A <#G1J X6oI={tnJ{f.>zK <7e&9\<$.\O;K>% XU<+.U%X8z8
|
w< .whg
|
w< .whg
|
$/I{<<{JڟKgYs=YIg2Nz=-1....&+.+%,({%Swc"L4Tf,tVJ$Y&U$rHKsL9iׅ]+xtq
|
$/I{<<{JڟKgYs=YIg2Nz=-1....&+.+%,({%Swc"L4Tf,tVJ$Y&U$rHKsL9iׅ]+xtq
|
Handling: %08lx (%i,%i)
|
Handling: %08lx (%i,%i)
|
VAPI skew is beyond max: %i
|
VAPI skew is beyond max: %i
|
uart_recv_char uart_recv_break_start uart_recv_break_stop uart_recv_break UART: id %08lx, data %08lx
|
uart_recv_char uart_recv_break_start uart_recv_break_stop uart_recv_break UART: id %08lx, data %08lx
|
uart_char_clock Sending break not char
|
uart_char_clock Sending break not char
|
uart_send_break Interrupt pending was %x
|
uart_send_break Interrupt pending was %x
|
Clearing interrupt 0x%x
|
Clearing interrupt 0x%x
|
reading DLL = %x
|
reading DLL = %x
|
reading DLH = %x
|
reading DLH = %x
|
(%i/%i, %i, %i: %02x )
|
(%i/%i, %i, %i: %02x )
|
Reading %x out of RX FIFO
|
Reading %x out of RX FIFO
|
uart_int_cti reading IER = %x
|
uart_int_cti reading IER = %x
|
reading IIR = %x
|
reading IIR = %x
|
reading LCR = %x
|
reading LCR = %x
|
reading MCR = %x
|
reading MCR = %x
|
reading LSR = %x
|
reading LSR = %x
|
reading MSR = %x
|
reading MSR = %x
|
reading SCR = %x
|
reading SCR = %x
|
add %02x
|
add %02x
|
Setting dlh with %x
|
Setting dlh with %x
|
uart_tx_send Setting FCR reg with %x
|
uart_tx_send Setting FCR reg with %x
|
Setting LCR reg with %x
|
Setting LCR reg with %x
|
Setting MCR reg with %x
|
Setting MCR reg with %x
|
Setting SCR reg with %x
|
Setting SCR reg with %x
|
RXBUF: %.2x TXBUF: DLL : %.2x DLH : %.2x
|
RXBUF: %.2x TXBUF: DLL : %.2x DLH : %.2x
|
IER : %.2x IIR : %.2x
|
IER : %.2x IIR : %.2x
|
LCR : %.2x MCR : %.2x
|
LCR : %.2x MCR : %.2x
|
LSR : %.2x MSR : %.2x
|
LSR : %.2x MSR : %.2x
|
SCR : %.2x
|
SCR : %.2x
|
RXSER: %.2x TXSER: %.2x
|
RXSER: %.2x TXSER: %.2x
|
char_clks: %ld
|
char_clks: %ld
|
Using IRQ%i
|
Using IRQ%i
|
Connected to vapi ID=%lx
|
Connected to vapi ID=%lx
|
|
|
uart_check_char uart_vapi_cmd UART at 0x%08x
|
uart_check_char uart_vapi_cmd UART at 0x%08x
|
Sending break
|
Sending break
|
TX '%c' via UART at %08x
|
TX '%c' via UART at %08x
|
lcr vapi %02x, uart %02x
|
lcr vapi %02x, uart %02x
|
vapi_send (%08lx, %08x)
|
vapi_send (%08lx, %08x)
|
txfile and rxfile and now obsolete.
|
txfile and rxfile and now obsolete.
|
Use 'channel = "file:rxfile,txfile"' instead. Peripheral 16450: Run out of memory
|
Use 'channel = "file:rxfile,txfile"' instead. Peripheral 16450: Run out of memory
|
unmatched VAPI (%02x) and uart (%02x) modes.
|
unmatched VAPI (%02x) and uart (%02x) modes.
|
unmatched VAPI (%li) and uart (%li) char clocks.
|
unmatched VAPI (%li) and uart (%li) char clocks.
|
VAPI: lcr: %02x, dll: %02x, dlh: %02x
|
VAPI: lcr: %02x, dll: %02x, dlh: %02x
|
UART: lcr: %02x, dll: %02x, dlh: %02x
|
UART: lcr: %02x, dll: %02x, dlh: %02x
|
WARNING: Invalid vapi command %02lx
|
WARNING: Invalid vapi command %02lx
|
FATAL: uart VAPI buffer to small.
|
FATAL: uart VAPI buffer to small.
|
Raiseing transmitter holding register interrupt
|
Raiseing transmitter holding register interrupt
|
Moveing head of TX fifo (fill: %i) to shift reg 0x%02x
|
Moveing head of TX fifo (fill: %i) to shift reg 0x%02x
|
Raiseing character timeout interrupt
|
Raiseing character timeout interrupt
|
Raiseing receiver line status interrupt
|
Raiseing receiver line status interrupt
|
Raiseing receiver data interrupt
|
Raiseing receiver data interrupt
|
FIFO trigger level reached %i
|
FIFO trigger level reached %i
|
Raiseing modem status interrupt
|
Raiseing modem status interrupt
|
Trying to read out of RX FIFO but it's empty!
|
Trying to read out of RX FIFO but it's empty!
|
read out of range (addr %08x)
|
read out of range (addr %08x)
|
Setting char_clks to %li (%02x, %02x, %02x)
|
Setting char_clks to %li (%02x, %02x, %02x)
|
Adding %x to TX FIFO (fill %i)
|
Adding %x to TX FIFO (fill %i)
|
Enabling 0x%02x interrupts with 0x%x interrupts pending
|
Enabling 0x%02x interrupts with 0x%x interrupts pending
|
write out of range (addr %08x)
|
write out of range (addr %08x)
|
|
|
UART visible registers at 0x%08x:
|
UART visible registers at 0x%08x:
|
|
|
Internal registers (sim debug):
|
Internal registers (sim debug):
|
|
|
Internal status (sim debug):
|
Internal status (sim debug):
|
rxbuf_full: %d txbuf_full: %d
|
rxbuf_full: %d txbuf_full: %d
|
Receiving 0x%02x'%c' via UART at %08x
|
Receiving 0x%02x'%c' via UART at %08x
|
WARNING: problem with channel "%s" detected.
|
WARNING: problem with channel "%s" detected.
|
WARNING: UART at %08x has no vapi nor channel specified
|
WARNING: UART at %08x has no vapi nor channel specified
|
Shifting 0x%02x (`%c') into shift reg
|
Shifting 0x%02x (`%c') into shift reg
|
Sending data in shift reg: 0x%02x
|
Sending data in shift reg: 0x%02x
|
uart_write_byte uart_int_thri uart_clear_int uart_int_cti uart_int_rlsi uart_int_rdi uart_int_msi uart_tx_send uart_read_byte uart_check_rdi uart_reset uart_check_char uart_recv_char uart_add_char uart_vapi_cmd uart_recv_break_stop uart_recv_break_start uart_vapi_read uart_send_break uart_char_clock send_char | AB
AB
@ AB
` AB
AB
AB
~ AB
C @ P AB
A AB
FI 0 AB
FI > AB
A @ AB
C AB
B p AB
FQF `
|
uart_write_byte uart_int_thri uart_clear_int uart_int_cti uart_int_rlsi uart_int_rdi uart_int_msi uart_tx_send uart_read_byte uart_check_rdi uart_reset uart_check_char uart_recv_char uart_add_char uart_vapi_cmd uart_recv_break_stop uart_recv_break_start uart_vapi_read uart_send_break uart_char_clock send_char | AB
AB
@ AB
` AB
AB
AB
~ AB
C @ P AB
A AB
FI 0 AB
FI > AB
A @ AB
C AB
B p AB
FQF `
|
AB
I
|
AB
I
|
@ AB
FI 0 AB
FF v AB
I @
v AB
I
AB
I AB
I 0 AB
E 0 AB
I AD
FNJ AB
FL
|
@ AB
FI 0 AB
FF v AB
I @
v AB
I
AB
I AB
I 0 AB
E 0 AB
I AD
FNJ AB
FL
|
AB
FNE AG
0 AB
FL P AB
B P AB
C p" AG
FFN $ k AB
F p& AB
E ' AB
FN ( AB
C t t u ! t! # t# 1 u @ A tA C tC Q u ` a ta c tc q u t t u t t u t t > u ; V @ A tA C tC u t t ! u V u ! V 0 1 t1 3 t3 u 0 [ [ V u V t t > u @ A tA C tC u @ r r 9 W9 ; u; W u W r 3 V3 = P= E VM R VU W Vb z V3 8 V; u V V V H V Q Pu Q P Q P t t m u * * k Vk m u p q tq s ts _
|
AB
FNE AG
0 AB
FL P AB
B P AB
C p" AG
FFN $ k AB
F p& AB
E ' AB
FN ( AB
C t t u ! t! # t# 1 u @ A tA C tC Q u ` a ta c tc q u t t u t t u t t > u ; V @ A tA C tC u t t ! u V u ! V 0 1 t1 3 t3 u 0 [ [ V u V t t > u @ A tA C tC u @ r r 9 W9 ; u; W u W r 3 V3 = P= E VM R VU W Vb z V3 8 V; u V V V H V Q Pu Q P Q P t t m u * * k Vk m u p q tq s ts _
|
u p u
|
u p u
|
P
|
P
|
_
|
_
|
u p W u _
|
u p W u _
|
W p _
|
W p _
|
u V V _
|
u V V _
|
V `
|
V `
|
a
|
a
|
ta
|
ta
|
c
|
c
|
tc
|
tc
|
|
|
u `
|
u `
|
|
|
P
|
P
|
|
|
P n
|
P n
|
|
|
V
|
V
|
|
|
P
|
P
|
|
|
V
|
V
|
|
|
P
|
P
|
|
|
V
|
V
|
|
|
t
|
t
|
|
|
t
|
t
|
0 u
|
0 u
|
? ? 0 u
|
? ? 0 u
|
V V P 0 V 0 1 t1 3 t3 u 0 W W V u V t t 6
u P
P V P
V
P
6
V @
A
tA
C
tC
u @
z
P
P N
c
Vc
t
Pt
V
P
V
t
t
u
P
P
w Vw P V t t - u P P V P V P - V 0 1 t1 3 t3 % u 0 V PV ut % P 0 1 t1 3 t3 u 0 A PA V V P V V P V P V P t t u 0 P0 [ W_ v Wv ~ P~ W R7 E RE X VX _ R_ s Vs ~ R~ V t t u : : N PN R uR _ P_ c uc P u P u P u P u : : W u W P P P P ( P] b P P P 4 V V P V P $ V$ . P0 K VK U PZ V $ V$ . P3 V P V P m Vm w P V P V V V< L Vm V t t
|
V V P 0 V 0 1 t1 3 t3 u 0 W W V u V t t 6
u P
P V P
V
P
6
V @
A
tA
C
tC
u @
z
P
P N
c
Vc
t
Pt
V
P
V
t
t
u
P
P
w Vw P V t t - u P P V P V P - V 0 1 t1 3 t3 % u 0 V PV ut % P 0 1 t1 3 t3 u 0 A PA V V P V V P V P V P t t u 0 P0 [ W_ v Wv ~ P~ W R7 E RE X VX _ R_ s Vs ~ R~ V t t u : : N PN R uR _ P_ c uc P u P u P u P u : : W u W P P P P ( P] b P P P 4 V V P V P $ V$ . P0 K VK U PZ V $ V$ . P3 V P V P m Vm w P V P V V V< L Vm V t t
|
u , P, V P
|
u , P, V P
|
V # R# W
|
V # R# W
|
W t t ! u 0 1 t1 3 t3 M u 0 ] ] R u R W uW g Rg u R u R u R u R + u+ 6 R6 u R M u 0 ] ] W u W RW u Wu P W P W u W u W P W P W+ W u W W u
W
u W P M W 0 ] ] V u V u V u # V# + u+ M V P P + P P P R P R
Ps { R{ P P P
P P Q tQ S tS u ! t! # t# p" u p" u m" V p" q" tq" x" tx" # u p" " " # u " .# V.# 9# P9# # V " " Pp# v# P $ $ t$ $ t$ k& u $ %$ %$ % V% % u% k& V p& q& tq& s& ts& q' u p& & & & V& & u& q' V & & uw& & P& *' uw & & P& & P*' 8' PB' N' P ' ' t' ' t' ( u ' ' ' ( u ' ' V' ' V' ( V ( ( t( ( t( + u ( e( e( >* u>* z* z* + u ( ) R/) ) Rz* * RH+ Z+ R+ + R c) ) Pz* * P+ + P+ + P y) ) W) ) Wz* H+ W+ + W ( ( W( ( W( ) W ) $) VG) e) Vm) {) V) ) V* * VH+ h+ W+ + V+ + W+ + W+ + V ( ( Q( $) Q() e) Qm) {) QH+ K+ Q+ + Q+ + Q 2) ) u\) ) V) ) Vz* * u\* H+ V+ + u\+ + u\+ + V (
|
W t t ! u 0 1 t1 3 t3 M u 0 ] ] R u R W uW g Rg u R u R u R u R + u+ 6 R6 u R M u 0 ] ] W u W RW u Wu P W P W u W u W P W P W+ W u W W u
W
u W P M W 0 ] ] V u V u V u # V# + u+ M V P P + P P P R P R
Ps { R{ P P P
P P Q tQ S tS u ! t! # t# p" u p" u m" V p" q" tq" x" tx" # u p" " " # u " .# V.# 9# P9# # V " " Pp# v# P $ $ t$ $ t$ k& u $ %$ %$ % V% % u% k& V p& q& tq& s& ts& q' u p& & & & V& & u& q' V & & uw& & P& *' uw & & P& & P*' 8' PB' N' P ' ' t' ' t' ( u ' ' ' ( u ' ' V' ' V' ( V ( ( t( ( t( + u ( e( e( >* u>* z* z* + u ( ) R/) ) Rz* * RH+ Z+ R+ + R c) ) Pz* * P+ + P+ + P y) ) W) ) Wz* H+ W+ + W ( ( W( ( W( ) W ) $) VG) e) Vm) {) V) ) V* * VH+ h+ W+ + V+ + W+ + W+ + V ( ( Q( $) Q() e) Qm) {) QH+ K+ Q+ + Q+ + Q 2) ) u\) ) V) ) Vz* * u\* H+ V+ + u\+ + u\+ + V (
|
) V
|
) V
|
) ) uX) ) uXz* Z+ uX+ + uX+ + V+ + uX f x& reg_uart_sec uart_status g! uart_reset " uart_send_break $ uart_char_clock + W x @ 3 c i o x W c @ x i o x x t N X U ` p O [ O [
|
) ) uX) ) uXz* Z+ uX+ + uX+ + V+ + uX f x& reg_uart_sec uart_status g! uart_reset " uart_send_break $ uart_char_clock + W x @ 3 c i o x W c @ x i o x x t N X U ` p O [ O [
|
|
|
x
|
x
|
x
|
x
|
" " @# d# " " :( ( * + * @* ) ) ( ) ( ( + + * h+ * * * * * * ) ) ( ) * * * * vapi_fn uart_16550 sec_end params debug _shortbuf dev_16450 vapi_buf _IO_lock_t uart write_dat32 blocksize stderr __dbch _IO_buf_end __FUNCTION__ istat mem_cycles channel_str uart_loopback iregs buffer txbuf_tail write_up _IO_write_end unsigned int next uart_char_clock _flags nways __ORSIM_DBCL_FIXME writeprog32 paramt_none btic clkcycle_ps txbuf_full _markers loadcycles uart_newway uart_check_rlsi uart_recv_break_start str_val receiveing read_dat16 isok dependstats regs __orsim_dbch___default mprof_fn uart_sec_end readfunc8 class_ptr calling_convention vapi_id iprompt_run uint32_t stdout channel_ops _IO_save_end __len readfunc16 bits_send fout mdelay long long unsigned int send_char uart_enabled fexe_log sbp_bf_fwd vapi_buf_tail_ptr uart_reset read_dat32 exe_log _IO_backup_base _offset int_val init writefunc8 txbuf time_point _fileno ../../peripheral/16450.c addr_val __dbcl uart_status uart16550 paramt_longlong size_t store_hitdelay edge_trigger _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 free _pos cur_section hazardwait uart_clear_int storecycles vapi_buf_head_ptr uart_channel txbuf_head uart_recv_break superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker close _IO_read_ptr uart_recv_break_stop data load_missdelay uint8_t status supercycles memory_order loopback fmprof char_to_add uart_sched_recv_check uart_next_int retval oraddr_t uart_recv_char _IO_write_base uart_add_char gdb_enabled uart_vapi_cmd long long int uart_send_break paramt_int write intr ints _IO_save_base param_t fifo_len hazards mprofile received sbuf_len uart_int_thri nbits read_up uart_int_rlsi writeprog32_dat uart_int_rdi bauds_per_char end_cycles txser timings_fn history paramt_word __quad_t prof_fn char_clks uart_check_rdi exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 uart_baseaddr paramt_addr enable_bursts _vtable_offset rxbuf_tail __ORSIM_DEBUG_CLASS sec_start uart_jitter fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t stalled rxbuf channel uart_int_msi load_hitdelay config rxbuf_full ustates _IO_read_end enabled short int sbp_bnf_fwd uart_irq vapi long int config_param recv_break rxser vapi_file hide_device_id delayw uart_check_char hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val uart_int_cti nsets rxbuf_head name mem_ops open read_dat8 jitter exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int __orsim_dbch_uart iprompt packet reg_uart_sec uart_sec_start unsigned char _sbuf write_dat16 _IO_write_ptr config_section delayr paramt_str uart_write_byte reset_cycles addr writefunc16 write_dat8 baseaddr server_port __retval __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 uart_tx_send uart_vapi_read double uart_vapi_id missdelay cycles _chain FILE writeprog8_dat _flags2 exe_log_end __ORSIM_DBCL_WARN _cur_column uart_read_byte value read __off64_t _unused2 _IO_buf_base skew store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 @ + % ,, + ,, 0 ,, B @ R U y N ` ^ 2 -] < m 2 la tf | h
h D 0 Dl R j @ H 0 0 P 6 - c
|
" " @# d# " " :( ( * + * @* ) ) ( ) ( ( + + * h+ * * * * * * ) ) ( ) * * * * vapi_fn uart_16550 sec_end params debug _shortbuf dev_16450 vapi_buf _IO_lock_t uart write_dat32 blocksize stderr __dbch _IO_buf_end __FUNCTION__ istat mem_cycles channel_str uart_loopback iregs buffer txbuf_tail write_up _IO_write_end unsigned int next uart_char_clock _flags nways __ORSIM_DBCL_FIXME writeprog32 paramt_none btic clkcycle_ps txbuf_full _markers loadcycles uart_newway uart_check_rlsi uart_recv_break_start str_val receiveing read_dat16 isok dependstats regs __orsim_dbch___default mprof_fn uart_sec_end readfunc8 class_ptr calling_convention vapi_id iprompt_run uint32_t stdout channel_ops _IO_save_end __len readfunc16 bits_send fout mdelay long long unsigned int send_char uart_enabled fexe_log sbp_bf_fwd vapi_buf_tail_ptr uart_reset read_dat32 exe_log _IO_backup_base _offset int_val init writefunc8 txbuf time_point _fileno ../../peripheral/16450.c addr_val __dbcl uart_status uart16550 paramt_longlong size_t store_hitdelay edge_trigger _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 free _pos cur_section hazardwait uart_clear_int storecycles vapi_buf_head_ptr uart_channel txbuf_head uart_recv_break superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker close _IO_read_ptr uart_recv_break_stop data load_missdelay uint8_t status supercycles memory_order loopback fmprof char_to_add uart_sched_recv_check uart_next_int retval oraddr_t uart_recv_char _IO_write_base uart_add_char gdb_enabled uart_vapi_cmd long long int uart_send_break paramt_int write intr ints _IO_save_base param_t fifo_len hazards mprofile received sbuf_len uart_int_thri nbits read_up uart_int_rlsi writeprog32_dat uart_int_rdi bauds_per_char end_cycles txser timings_fn history paramt_word __quad_t prof_fn char_clks uart_check_rdi exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 uart_baseaddr paramt_addr enable_bursts _vtable_offset rxbuf_tail __ORSIM_DEBUG_CLASS sec_start uart_jitter fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t stalled rxbuf channel uart_int_msi load_hitdelay config rxbuf_full ustates _IO_read_end enabled short int sbp_bnf_fwd uart_irq vapi long int config_param recv_break rxser vapi_file hide_device_id delayw uart_check_char hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val uart_int_cti nsets rxbuf_head name mem_ops open read_dat8 jitter exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int __orsim_dbch_uart iprompt packet reg_uart_sec uart_sec_start unsigned char _sbuf write_dat16 _IO_write_ptr config_section delayr paramt_str uart_write_byte reset_cycles addr writefunc16 write_dat8 baseaddr server_port __retval __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 uart_tx_send uart_vapi_read double uart_vapi_id missdelay cycles _chain FILE writeprog8_dat _flags2 exe_log_end __ORSIM_DBCL_WARN _cur_column uart_read_byte value read __off64_t _unused2 _IO_buf_base skew store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 @ + % ,, + ,, 0 ,, B @ R U y N ` ^ 2 -] < m 2 la tf | h
h D 0 Dl R j @ H 0 0 P 6 - c
|
g g ! 8
# @ , ` 7 D Q 0 ^ P m @ P y 0 > '
@
p" ! <
3 p B R
T `
|
g g ! 8
# @ , ` 7 D Q 0 ^ P m @ P y 0 > '
@
p" ! <
3 p B R
T `
|
b d
t
|
b d
t
|
@
0
v
@
v
1 0 ? 0 M \ r
n
|
@
0
v
@
v
1 0 ? 0 M \ r
n
|
T
p&
a
|
T
p&
a
|
|
|
q
. 3 8
= B G L ' Q / V 6 [ = ` f E l T r Z x 0 ~ t | X | < ` / I t 3 ! & , 2 8 > D J b P V \ b h E n t z O D d $ q 9 S ` z
|
q
. 3 8
= B G L ' Q / V 6 [ = ` f E l T r Z x 0 ~ t | X | < ` / I t 3 ! & , 2 8 > D J b P V \ b h E n t z O D d $ q 9 S ` z
|
( " ( P . 4 : @ F L # R h W P \ @ a 0 f k ` q 0 w } 8 0 b ~ + 2 : ? D M T a $ k l z P ' ( % 3 @ G \ i v } 16450.c uart_baseaddr uart_jitter uart_irq uart_16550 uart_vapi_id uart_enabled uart_sec_end uart_sec_start uart_newway uart_channel uart_read_byte uart_write_byte uart_recv_break_stop __FUNCTION__.4088 uart_recv_break uart_vapi_cmd __FUNCTION__.4343 uart_recv_break_start uart_recv_char __FUNCTION__.4077 uart_vapi_read __FUNCTION__.4424 uart_int_thri __FUNCTION__.3697 uart_tx_send __FUNCTION__.4017 uart_int_cti __FUNCTION__.3720 uart_int_rlsi __FUNCTION__.3759 uart_int_rdi __FUNCTION__.3741 uart_check_rdi __FUNCTION__.3783 uart_int_msi __FUNCTION__.3674 uart_loopback uart_next_int uart_clear_int __FUNCTION__.3835 __FUNCTION__.4254 uart_add_char __FUNCTION__.4048 __FUNCTION__.4172 uart_check_char __FUNCTION__.4103 __FUNCTION__.4441 __FUNCTION__.4144 __FUNCTION__.4002 __FUNCTION__.3897 __FUNCTION__.3982 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC22 .LC15 .LC16 .LC17 .LC19 .LC21 .LC20 .LC18 .LC14 .LC23 .LC24 .LC25 .LC26 .LC30 .LC29 .LC28 .LC27 .LC31 .LC32 .LC33 .LC34 .LC35 .LC36 .LC37 .LC39 .LC52 .LC51 .LC46 .LC41 .LC50 .LC49 .LC48 .LC47 .LC43 .LC53 .LC38 .LC40 .LC45 .LC42 .LC44 .LC54 .LC64 .LC55 .LC56 .LC60 .LC58 .LC63 .LC62 .LC61 .LC57 .LC59 .LC65 .LC66 .LC67 .LC68 .LC69 .LC70 .LC71 .LC72 .LC73 .LC74 .LC75 .LC76 .LC77 .LC78 .LC79 .LC80 .LC83 .LC82 .LC81 .LC85 .LC86 .LC84 .LC87 .LC88 .LC90 .LC89 .LC91 .LC92 .L36 .L37 .L38 .L39 .L40 .L175 .L176 .L177 .L178 .L179 .L180 .L181 .L182 .L236 .L237 .L238 .L239 .L240 .L235 .L241 reg_uart_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param cur_section stderr fprintf exit free __strdup fwrite reg_mem_area uart_reset reg_sim_reset uart_status reg_sim_stat sched_find_remove __orsim_dbch_uart orsim_dbg_log sched_add report_interrupt uart_send_break uart_char_clock clear_interrupt malloc runtime fputc channel_close channel_open config vapi_install_handler channel_init channel_read perror vapi_send channel_write
|
( " ( P . 4 : @ F L # R h W P \ @ a 0 f k ` q 0 w } 8 0 b ~ + 2 : ? D M T a $ k l z P ' ( % 3 @ G \ i v } 16450.c uart_baseaddr uart_jitter uart_irq uart_16550 uart_vapi_id uart_enabled uart_sec_end uart_sec_start uart_newway uart_channel uart_read_byte uart_write_byte uart_recv_break_stop __FUNCTION__.4088 uart_recv_break uart_vapi_cmd __FUNCTION__.4343 uart_recv_break_start uart_recv_char __FUNCTION__.4077 uart_vapi_read __FUNCTION__.4424 uart_int_thri __FUNCTION__.3697 uart_tx_send __FUNCTION__.4017 uart_int_cti __FUNCTION__.3720 uart_int_rlsi __FUNCTION__.3759 uart_int_rdi __FUNCTION__.3741 uart_check_rdi __FUNCTION__.3783 uart_int_msi __FUNCTION__.3674 uart_loopback uart_next_int uart_clear_int __FUNCTION__.3835 __FUNCTION__.4254 uart_add_char __FUNCTION__.4048 __FUNCTION__.4172 uart_check_char __FUNCTION__.4103 __FUNCTION__.4441 __FUNCTION__.4144 __FUNCTION__.4002 __FUNCTION__.3897 __FUNCTION__.3982 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC22 .LC15 .LC16 .LC17 .LC19 .LC21 .LC20 .LC18 .LC14 .LC23 .LC24 .LC25 .LC26 .LC30 .LC29 .LC28 .LC27 .LC31 .LC32 .LC33 .LC34 .LC35 .LC36 .LC37 .LC39 .LC52 .LC51 .LC46 .LC41 .LC50 .LC49 .LC48 .LC47 .LC43 .LC53 .LC38 .LC40 .LC45 .LC42 .LC44 .LC54 .LC64 .LC55 .LC56 .LC60 .LC58 .LC63 .LC62 .LC61 .LC57 .LC59 .LC65 .LC66 .LC67 .LC68 .LC69 .LC70 .LC71 .LC72 .LC73 .LC74 .LC75 .LC76 .LC77 .LC78 .LC79 .LC80 .LC83 .LC82 .LC81 .LC85 .LC86 .LC84 .LC87 .LC88 .LC90 .LC89 .LC91 .LC92 .L36 .L37 .L38 .L39 .L40 .L175 .L176 .L177 .L178 .L179 .L180 .L181 .L182 .L236 .L237 .L238 .L239 .L240 .L235 .L241 reg_uart_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param cur_section stderr fprintf exit free __strdup fwrite reg_mem_area uart_reset reg_sim_reset uart_status reg_sim_stat sched_find_remove __orsim_dbch_uart orsim_dbg_log sched_add report_interrupt uart_send_break uart_char_clock clear_interrupt malloc runtime fputc channel_close channel_open config vapi_install_handler channel_init channel_read perror vapi_send channel_write
|
F G $ . H B H R I f l v J K L M N O 2 E K
|
F G $ . H B H R I f l v J K L M N O 2 E K
|
T P ^ l Q v
|
T P ^ l Q v
|
R C I
|
R C I
|
k t
|
k t
|
" ( 4 G M
|
" ( 4 G M
|
Y S _ e T f U " X V a g z W X Y " Z / ? j [ t \
|
Y S _ e T f U " X V a g z W X Y " Z / ? j [ t \
|
B ] Z b }
|
B ] Z b }
|
^
|
^
|
|
|
+
|
+
|
G
|
G
|
_ O
|
_ O
|
[
|
[
|
o
|
o
|
u
|
u
|
|
|
|
|
|
|
|
|
`
|
`
|
|
|
|
|
! P a Z n b c d ' @ F
|
! P a Z n b c d ' @ F
|
e | e
|
e | e
|
f
0
O
U
|
f
0
O
U
|
k
g
|
k
g
|
M h W k
|
M h W k
|
i ' B H
|
i ' B H
|
"
|
"
|
< b j k & ,
|
< b j k & ,
|
A [ n l m * n 6 Q o b | p * q : Q r [ q s t _ s u } v w x
+ y C K r z | {
|
A [ n l m * n 6 Q o b | p * q : Q r [ q s t _ s u } v w x
+ y C K r z | {
|
|
|
. y F N f | I O
|
. y F N f | I O
|
d o } y ; ~ E N c {
|
d o } y ; ~ E N c {
|
U _ s 2 b l x ~ a [ e q 0 : N T ^ j & 0 D V \
|
U _ s 2 b l x ~ a [ e q 0 : N T ^ j & 0 D V \
|
k R ' -
|
k R ' -
|
? I X ^ { , J ] f | ! ! ! ,! ;! A! ^! f! o! ! ! ! ! ! ! ! ! ! " " " )" 8" K" U" d" " "
|
? I X ^ { , J ] f | ! ! ! ,! ;! A! ^! f! o! ! ! ! ! ! ! ! ! ! " " " )" 8" K" U" d" " "
|
" " " # # # B# L# `# # # # # X # #
$ $
|
" " " # # # B# L# `# # # # # X # #
$ $
|
F$ T$ b$ y$ $ $ $ % % % % % & & "& 2& K& \& |& &
|
F$ T$ b$ y$ $ $ $ % % % % % & & "& 2& K& \& |& &
|
& & & X & & ' ' $' <' J' T' h' ' '
|
& & & X & & ' ' $' <' J' T' h' ' '
|
' ' ' ' ( ( (
|
' ' ' ' ( ( (
|
&( <( R( X( ) ) "* ,* 5* E* ^* h* q* * * * * * * + + 3+ + C C C ! & C 3 C = C V C ] C d C k C r C y C C C C C C C C C C C C C C C ) C 8 C G C V C e C t C C C C C C C C C C
|
&( <( R( X( ) ) "* ,* 5* E* ^* h* q* * * * * * * + + 3+ + C C C ! & C 3 C = C V C ] C d C k C r C y C C C C C C C C C C C C C C C ) C 8 C G C V C e C t C C C C C C C C C C
|
C C ( C 7 C F C U C d C s C C C C C C C C ! C 4 C B C P C C C C C C C C
|
C C ( C 7 C F C U C d C s C C C C C C C C ! C 4 C B C P C C C C C C C C
|
C C & C 4 C B C P C ^ C u C C C C C C C C C C C ! C / C = C T C b C p C ~ C C C C C C C C C C ) C 7 C E C S C a C x C C C C C C = C U C c C q C C C C C C C C C C C C C ' C 5 C L C Y C g C u C C C C C C C C C 0 C M C Y C d C o C z C C C C C C C C C C C C C
|
C C & C 4 C B C P C ^ C u C C C C C C C C C C C ! C / C = C T C b C p C ~ C C C C C C C C C C ) C 7 C E C S C a C x C C C C C C = C U C c C q C C C C C C C C C C C C C ' C 5 C L C Y C g C u C C C C C C C C C 0 C M C Y C d C o C z C C C C C C C C C C C C C
|
C 6
|
C 6
|
C H
|
C H
|
C T
|
C T
|
C Z
|
C Z
|
C `
|
C `
|
C f
|
C f
|
C m
|
C m
|
C y
|
C y
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C
|
C \ C v C C C C C C C C C C C C C , C : C H C V C d C r C C C X
C f
C ) C 7 C E C \ C j C x C C C C C C C C C * C 7 C E C S C a C o C } C C C C C C C C C C ! C G C } C C C C C C C C C ? C C P C X \ ` ? C C ? C C ? C C $ ( , ? S C ` C h l p ? C C ? ? C ? C ? + ? ; ? @ C M C U Y ] ? q ? v C ? C ? ? C C B C ? C ) C 6 : C C O C ` d u y B C C B C C B B ? B C C # , C 8 C E I N C Z C h C s ~ C C ? ? C C C ? ? C ? ? C ? % ) 2 C > C K C V \ C d h l ? ? C ? C C C C ? ? C ? C C + / 8 C D C Q C \ b C j n r ? ? C C C C C ? ? C ? C C - C 8 > C F J N ? b ? g C r ? w { C C C C ? ? C ? C C
C C & * . ? B ? G C R ? W [ d C p C } C C ? C ? C ? C ? C ? C ? C ? ( C 4 C A E N C Z C g C r x C ? C ? ? C ? C ? B C C C C B & C 2 C ? C L C X C e i r C ~ C C C B ? C C B C C C % C 3 7 @ C L C Y ] f C r C C C C C C C B B C + C 8 C C I C Q U Y ? b C m ? | ? B B C C C C ? C C " & * ? 3 C > ? C C N ? ^ ? c C n ? s w C C B B ? C C C C & C 2 C ? C L C X C e i r C ~ C B B ? C C C C C $ C 1 C < B C M Q U ? j n s C C C ? ? C ? C ? ? C ! ? ! C ! ? ! B 1! 5! >! C J! C W! C b! i! C q! u! y! ? ! ? ! C ! ! ! ! ! C ! C ! ! ! C ! C " C " " C " !" %" ? 9" ? >" C J" C U" ? Z" C e" ? j" n" w" C " C " C " " C " " " ? " ? " C " ? " " " C " C # C # # C # C ,# C =# C I# C }# C # C # C # C # C # C # C # C # C $ $ C $ $ $ ? ,$ ? 1$ C A$ B W$ B d$ ? m$ ? v$ ? $ ? $ ? $ ? $ ? $ $ $ B $ $ $ $ $ $ % C % C % C $% % C & & C & C ,& C 9& C F& C S& C k& C O $ ( , 0 4 8 < @ D H L P > 0 > 4 H > L ` > d x > | > > > > > $ > ( @ > D ` > d > > > > > $ > ( D > H d > h > > > > > , > 0 D > H d > h > > > > > ( > , dma.o/ 1223831537 500 500 100664 26700 `
|
C \ C v C C C C C C C C C C C C C , C : C H C V C d C r C C C X
C f
C ) C 7 C E C \ C j C x C C C C C C C C C * C 7 C E C S C a C o C } C C C C C C C C C C ! C G C } C C C C C C C C C ? C C P C X \ ` ? C C ? C C ? C C $ ( , ? S C ` C h l p ? C C ? ? C ? C ? + ? ; ? @ C M C U Y ] ? q ? v C ? C ? ? C C B C ? C ) C 6 : C C O C ` d u y B C C B C C B B ? B C C # , C 8 C E I N C Z C h C s ~ C C ? ? C C C ? ? C ? ? C ? % ) 2 C > C K C V \ C d h l ? ? C ? C C C C ? ? C ? C C + / 8 C D C Q C \ b C j n r ? ? C C C C C ? ? C ? C C - C 8 > C F J N ? b ? g C r ? w { C C C C ? ? C ? C C
C C & * . ? B ? G C R ? W [ d C p C } C C ? C ? C ? C ? C ? C ? C ? ( C 4 C A E N C Z C g C r x C ? C ? ? C ? C ? B C C C C B & C 2 C ? C L C X C e i r C ~ C C C B ? C C B C C C % C 3 7 @ C L C Y ] f C r C C C C C C C B B C + C 8 C C I C Q U Y ? b C m ? | ? B B C C C C ? C C " & * ? 3 C > ? C C N ? ^ ? c C n ? s w C C B B ? C C C C & C 2 C ? C L C X C e i r C ~ C B B ? C C C C C $ C 1 C < B C M Q U ? j n s C C C ? ? C ? C ? ? C ! ? ! C ! ? ! B 1! 5! >! C J! C W! C b! i! C q! u! y! ? ! ? ! C ! ! ! ! ! C ! C ! ! ! C ! C " C " " C " !" %" ? 9" ? >" C J" C U" ? Z" C e" ? j" n" w" C " C " C " " C " " " ? " ? " C " ? " " " C " C # C # # C # C ,# C =# C I# C }# C # C # C # C # C # C # C # C # C $ $ C $ $ $ ? ,$ ? 1$ C A$ B W$ B d$ ? m$ ? v$ ? $ ? $ ? $ ? $ ? $ $ $ B $ $ $ $ $ $ % C % C % C $% % C & & C & C ,& C 9& C F& C S& C k& C O $ ( , 0 4 8 < @ D H L P > 0 > 4 H > L ` > d x > | > > > > > $ > ( @ > D ` > d > > > > > $ > ( D > H d > h > > > > > , > 0 D > H d > h > > > > > ( > , dma.o/ 1223831537 500 500 100664 26700 `
|
ELF C 4 ( U@
|
ELF C 4 ( U@
|
,[^_]f D$ D$B $F D$ D$B $F D$ D$B $F D$ D$B $F D$ D$B $F 1 D$ D$B $ E U썓 EUt& ` W0tGX t$D$ ED$B $G\ t$D$ ED$B $G` t$D$ ED$B $Gd t$D$ ED$B $Gh t$D$ D$B $Gl t$D$ D$B $Gp t$D$ D$B $Gt t$D$ D$B $U(U] }} uw;vf WD$ T$ $t& ]u}]Ív DvD Ѓ wϋ t& t t& U W 먋E G 렋U W똋E GE t D$ D$ D$ $[v U DvTEt& U DvT-t& U DvT t& U DvTt& U vTd U vT` U vT\ vT$ HXEuUE uUu&p D$
|
,[^_]f D$ D$B $F D$ D$B $F D$ D$B $F D$ D$B $F D$ D$B $F 1 D$ D$B $ E U썓 EUt& ` W0tGX t$D$ ED$B $G\ t$D$ ED$B $G` t$D$ ED$B $Gd t$D$ ED$B $Gh t$D$ D$B $Gl t$D$ D$B $Gp t$D$ D$B $Gt t$D$ D$B $U(U] }} uw;vf WD$ T$ $t& ]u}]Ív DvD Ѓ wϋ t& t t& U W 먋E G 렋U W똋E GE t D$ D$ D$ $[v U DvTEt& U DvT-t& U DvT t& U DvTt& U vTd U vT` U vT\ vT$ HXEuUE uUu&p D$
|
$T$vLXe M vLXDt& E 뫍 D$
|
$T$vLXe M vLXDt& E 뫍 D$
|
$D$ T$EHX멍 UVS D$ D$ @L$ F F4 F4F8 D$ D$ % ЉF8FL$D$ D$ F
|
$D$ T$EHX멍 UVS D$ D$ @L$ F F4 F4F8 D$ D$ % ЉF8FL$D$ D$ F
|
D$ t$$덐t& ]}u]t& V8F,+F0 V8& U(uu]} F4tC \ Ѐ F4tNH ]u}]f uA F4 F F4% = D$ D$ F$D$ D$ D$F $NV A!!ʋN ЋV$FA!! 1҉F F0Hv(1N0FXF4% = ;N,sv D$
|
D$ t$$덐t& ]}u]t& V8F,+F0 V8& U(uu]} F4tC \ Ѐ F4tNH ]u}]f uA F4 F F4% = D$ D$ F$D$ D$ D$F $NV A!!ʋN ЋV$FA!! 1҉F F0Hv(1N0FXF4% = ;N,sv D$
|
D$ t$$t& VTt& D$ D$T$$ F4xt& ]}u] V4H @$et& ~\B 1f D$ D$|$$ F4@t& F\cft D$ D$|$$ 1@v v D$ T$D$$ 1 ' UU] uu w>va VD$ T$ $1ɍ ]ȋu]Ít& B v1܍t& t& , t& N볍v N뫍v Nt& 랍 N t& 뎍 F 1ɅtF$N F et& RHXʁPXDt& DRL0RL`!RL\DRL DRL DRLRLdUS $ t+ǀ @ @ @ []Ë D$" D$ D$ $$ % : ; I $ > $ > $ > I & I : ;
|
D$ t$$t& VTt& D$ D$T$$ F4xt& ]}u] V4H @$et& ~\B 1f D$ D$|$$ F4@t& F\cft D$ D$|$$ 1@v v D$ T$D$$ 1 ' UU] uu w>va VD$ T$ $1ɍ ]ȋu]Ít& B v1܍t& t& , t& N볍v N뫍v Nt& 랍 N t& 뎍 F 1ɅtF$N F et& RHXʁPXDt& DRL0RL`!RL\DRL DRL DRLRLdUS $ t+ǀ @ @ @ []Ë D$" D$ D$ $$ % : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
: ;
: ; I : ; (
' I ' I < : ; ' I .: ;' : ;I 4 I4
|
: ;
: ; I : ; (
' I ' I < : ; ' I .: ;' : ;I 4 I4
|
.: ; ' I : ; I 4 : ; I !.: ;' @ " : ;I #.? : ;' @ $ : ;I
|
.: ; ' I : ; I 4 : ; I !.: ;' @ " : ;I #.? : ;' @ $ : ;I
|
%.? : ;' I@ &4 : ;I
|
%.? : ;' I@ &4 : ;I
|
' : ;I
|
' : ;I
|
(4 : ;I )4 : ;I *.: ; ' @ + : ; I ,4 : ; I -4 : ; I
|
(4 : ;I )4 : ;I *.: ; ' @ + : ; I ,4 : ; I -4 : ; I
|
. : ;I /4 : ; I 0 U 1 : ; I 24 : ; I 3 1X Y 4 1 54 : ;I 6 74 : ;I 8& I 9 1UX Y :.: ; ' I@ ; <4 1 =.: ;I@ >4 : ; I ?4 : ; I? < @! { k c 0 S int N S f - G 3 8v S 1Z 2: 40 1 -
|
. : ;I /4 : ; I 0 U 1 : ; I 24 : ; I 3 1X Y 4 1 54 : ;I 6 74 : ;I 8& I 9 1UX Y :.: ; ' I@ ; <4 1 =.: ;I@ >4 : ; I ?4 : ; I? < @! { k c 0 S int N S f - G 3 8v S 1Z 2: 40 1 -
|
A #
|
A #
|
#
|
#
|
#
|
#
|
#
|
#
|
$ #
|
$ #
|
s #
|
s #
|
#
|
#
|
#
|
#
|
d #
|
d #
|
L #$
|
L #$
|
N #(
|
N #(
|
#,
|
#,
|
$ " #0
|
$ " #0
|
$ #4
|
$ #4
|
&A #8
|
&A #8
|
*A #<
|
*A #<
|
, #@
|
, #@
|
0: #D
|
0: #D
|
I 1h #F
|
I 1h #F
|
2 #G
|
2 #G
|
6 #H
|
6 #H
|
^ ? #L
|
^ ? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
P #l # \ # A #
S 7
S 7 ' . T b # # * # # A # # % A # A # v # v #( #0 a #8 } A #< - A #@ * A #D v #H h A #P { n v # m v # A # A # A # ȡ A # . # A # # #
A 7 sim # cpu #T n #pcuc ԡ #| T S ڮ f A Y v i
A # X # #dat #
|
P #l # \ # A #
S 7
S 7 ' . T b # # * # # A # # % A # A # v # v #( #0 a #8 } A #< - A #@ * A #D v #H h A #P { n v # m v # A # A # A # ȡ A # . # A # # #
A 7 sim # cpu #T n #pcuc ԡ #| T S ڮ f A Y v i
A # X # #dat #
|
# # 6 csr 7a # sz 8a #a0 9a #am0 :a # a1 ;a #am1 a # ` # 6 % # Z (0 # : )a # ,0 # /0 # 0a # 1 # ; 1 # A 1 # 1 #$ [ 2a #( 2a #, ^ 2a #0 f ? #4 B0 #T 0 C0 #X D0 #\ D % LA # O #irq R0 # UA # f _ #ch bL #$ d # YL csr Za # [a # \a # ]a # ^a #
\ 7
|
# # 6 csr 7a # sz 8a #a0 9a #am0 :a # a1 ;a #am1 a # ` # 6 % # Z (0 # : )a # ,0 # /0 # 0a # 1 # ; 1 # A 1 # 1 #$ [ 2a #( 2a #, ^ 2a #0 f ? #4 B0 #T 0 C0 #X D0 #\ D % LA # O #irq R0 # UA # f _ #ch bL #$ d # YL csr Za # [a # \a # ]a # ^a #
\ 7
|
L O R # S # T # W # X # C Y # o \ # ]
|
L O R # S # T # W # X # C Y # o \ # ]
|
# n ^7
|
# n ^7
|
# a #$ 8 b #( $ c #, h #0 p i7
|
# a #$ 8 b #( $ c #, h #0 p i7
|
#4 y l #8 m #< pA #@ D qA #Dlog tH #H
|
#4 y l #8 m #< pA #@ D qA #Dlog tH #H
|
|
|
7
|
7
|
!
|
!
|
b t
|
b t
|
t
|
t
|
y a p p
|
y a p p
|
y
|
y
|
a a
|
a a
|
t
|
t
|
a ! [
|
a ! [
|
" t
|
" t
|
, #; ` o J # $ t
|
, #; ` o J # $ t
|
# p v M $
t
|
# p v M $
t
|
# w $ t
|
# w $ t
|
#U $ t
|
#U $ t
|
% 0 $ t
|
% 0 $ t
|
%E &t
|
%E &t
|
& "6 %0 R " %0 &cur ' R ! 9 ` 'val 8 'dat 8 (dma : !q @ 'val ? 'dat ? (dma A !M G . 'val F 'dat F (dma H ! N0 = 7 ,
'val M 'dat M (dma O #8 @ c W
)sec *; H z
+dat G ,dma I -Z J0 Q ! p `
.dat o % (dma q )cur r r &ops s * b` > +dat a /j c0 ,dma d 0 rt
|
& "6 %0 R " %0 &cur ' R ! 9 ` 'val 8 'dat 8 (dma : !q @ 'val ? 'dat ? (dma A !M G . 'val F 'dat F (dma H ! N0 = 7 ,
'val M 'dat M (dma O #8 @ c W
)sec *; H z
+dat G ,dma I -Z J0 Q ! p `
.dat o % (dma q )cur r r &ops s * b` > +dat a /j c0 ,dma d 0 rt
|
* 1 = 1y +dat Ҭ ,dma 0 2> 0 V t
|
* 1 = 1y +dat Ҭ ,dma 0 2> 0 V t
|
3=
|
3=
|
j 4W
|
j 4W
|
4K
|
4K
|
!' H " t
|
!' H " t
|
5f a ! P
|
5f a ! P
|
" t
|
" t
|
"K A ] 6
|
"K A ] 6
|
b 7N 7 6p
|
b 7N 7 6p
|
|
|
| 7 a p z H 8 \ ! 5
|
| 7 a p z H 8 \ ! 5
|
S
.dat 4 5 6t
|
S
.dat 4 5 6t
|
9z
|
9z
|
0 t 4
|
0 t 4
|
4
|
4
|
9z
|
9z
|
X u
|
X u
|
4
|
4
|
4
|
4
|
6 P 0 7N ; 7 ; 6 V 7N V 7 V 6
| 7N h 7 h 6(
L
7N 7 p :3 `
A 1 = +dat ,dma /ret 0x 2> 0 3
|
6 P 0 7N ; 7 ; 6 V 7N V 7 V 6
| 7N h 7 h 6(
L
7N 7 p :3 `
A 1 = +dat ,dma /ret 0x 2> 0 3
|
P p 4
|
P p 4
|
;P p <
|
;P p <
|
= [ c j (new \
S z 7 j
S 7
S 7 >k 0 - 4 ? ? ?G ?
S
@ ? 0 { "
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../cpu/common dma.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h dma.h debug.h abstract.h =>9/=gY;gY,==g=u t=@=@=@=@<> >j =hMxXg9P2>N>N>N> X0"0$$${$T2*.@Bz.
.uXuuuuI9>>=; Xkؑuo=B!"jf{jtkk)""""$ge>e>e=xv####&&& ,8@0X)&`_}g52qqqqqqq#M&x# @Lc?#=>gnth'/
|
= [ c j (new \
S z 7 j
S 7
S 7 >k 0 - 4 ? ? ?G ?
S
@ ? 0 { "
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../cpu/common dma.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h dma.h debug.h abstract.h =>9/=gY;gY,==g=u t=@=@=@=@<> >j =hMxXg9P2>N>N>N> X0"0$$${$T2*.@Bz.
.uXuuuuI9>>=; Xkؑuo=B!"jf{jtkk)""""$ge>e>e=xv####&&& ,8@0X)&`_}g52qqqqqqq#M&x# @Lc?#=>gnth'/
|
+?1=Q$uv'+`< .` ~V> Zi+?iww
|
+?1=Q$uv'+`< .` ~V> Zi+?iww
|
.:~<<~<~.~d z,o<v
|
.:~<<~<~.~d z,o<v
|
!Pguuxtf* dma enabled baseaddr irq vapi_id
|
!Pguuxtf* dma enabled baseaddr irq vapi_id
|
DMA controller at 0x%08x:
|
DMA controller at 0x%08x:
|
CSR : 0x%08lX
|
CSR : 0x%08lX
|
INT_MSK_A : 0x%08lX
|
INT_MSK_A : 0x%08lX
|
INT_MSK_B : 0x%08lX
|
INT_MSK_B : 0x%08lX
|
INT_SRC_A : 0x%08lX
|
INT_SRC_A : 0x%08lX
|
INT_SRC_B : 0x%08lX
|
INT_SRC_B : 0x%08lX
|
CH%u_CSR : 0x%08lX
|
CH%u_CSR : 0x%08lX
|
CH%u_SZ : 0x%08lX
|
CH%u_SZ : 0x%08lX
|
CH%u_A0 : 0x%08lX
|
CH%u_A0 : 0x%08lX
|
CH%u_AM0 : 0x%08lX
|
CH%u_AM0 : 0x%08lX
|
CH%u_A1 : 0x%08lX
|
CH%u_A1 : 0x%08lX
|
CH%u_AM1 : 0x%08lX
|
CH%u_AM1 : 0x%08lX
|
CH%u_DESC : 0x%08lX
|
CH%u_DESC : 0x%08lX
|
CH%u_SWPTR : 0x%08lX
|
CH%u_SWPTR : 0x%08lX
|
dma: PAUSE not implemented
|
dma: PAUSE not implemented
|
dma_channel_clock DMA: Terminating transfer
|
dma_channel_clock DMA: Terminating transfer
|
DMA: STOP requested
|
DMA: STOP requested
|
DMA: Starting new transfer
|
DMA: Starting new transfer
|
DMA: dma_nd_i asserted
|
DMA: dma_nd_i asserted
|
dma_write32( 0x%08x ): Illegal register
|
dma_write32( 0x%08x ): Illegal register
|
DMA: dma_nd_i asserted before dma_req_i, skipping descriptor
|
DMA: dma_nd_i asserted before dma_req_i, skipping descriptor
|
dma_read32( 0x%08x ): Illegal register
|
dma_read32( 0x%08x ): Illegal register
|
Peripheral DMA: Run out of memory
|
Peripheral DMA: Run out of memory
|
dma_write_ch_csr dma_channel_clock dma_channel_terminate_transfer | [ AJ
` AB
p AB
AB
AB
AB
J AB
A AB
AB
AB
0
AB
@ AB
B j AG
D AB
F ` _ AB
F D AB
INI 8 AB
AC P 9 AB
FNE
|
dma_write_ch_csr dma_channel_clock dma_channel_terminate_transfer | [ AJ
` AB
p AB
AB
AB
AB
J AB
A AB
AB
AB
0
AB
@ AB
B j AG
D AB
F ` _ AB
F D AB
INI 8 AB
AC P 9 AB
FNE
|
AB
FI `
AB
IN AB
A t t [ u P [ R ` a ta c tc o u p q tq s ts u t t u t t u t t u t t u P u P u Q t t u t t u ! t! # t# . u 0 1 t1 3 t3 = u @ A tA C tC u V t t z u N N w Vw z u t t ` u ? V? B uB U VU X uX ` V B PX ` P ` a ta c tc u ` ~ ~ u 6 V6 u ~ V6 V t t u R u # R# L uL c Rc h uh s Rs x ux R u u u u W u W V% L V V t t H u 8 P8 V H V B R H R P Q tQ S tS
|
AB
FI `
AB
IN AB
A t t [ u P [ R ` a ta c tc o u p q tq s ts u t t u t t u t t u t t u P u P u Q t t u t t u ! t! # t# . u 0 1 t1 3 t3 = u @ A tA C tC u V t t z u N N w Vw z u t t ` u ? V? B uB U VU X uX ` V B PX ` P ` a ta c tc u ` ~ ~ u 6 V6 u ~ V6 V t t u R u # R# L uL c Rc h uh s Rs x ux R u u u u W u W V% L V V t t H u 8 P8 V H V B R H R P Q tQ S tS
|
u P y Py V c
|
u P y Py V c
|
Vc
|
Vc
|
k
|
k
|
Pk
|
Pk
|
|
|
V P t Rt W `
|
V P t Rt W `
|
Wk
|
Wk
|
|
|
W
|
W
|
|
|
t
|
t
|
|
|
t
|
t
|
S
u
|
S
u
|
|
|
|
|
S
u
|
S
u
|
|
|
V
|
V
|
` V` h Ph S
V `
a
ta
c
tc
u `
R
u
R
u
< R< u `
V
u
V
Q
Q
Q Q Q " Q- < Q? K Q\ l Q{ Q Q Q Q Q Q Q
R
RK ^ Rl R t t c u
|
` V` h Ph S
V `
a
ta
c
tc
u `
R
u
R
u
< R< u `
V
u
V
Q
Q
Q Q Q " Q- < Q? K Q\ l Q{ Q Q Q Q Q Q Q
R
RK ^ Rl R t t c u
|
set_dma_req_i # clear_dma_req_i M set_dma_nd_i w clear_dma_nd_i check_dma_ack_o find_dma_controller_ch ,
reg_dma_sec c U P
P sec_end params _shortbuf _IO_lock_t write_dat32 dma_ack_o channel_mask stderr __dbch clear_dma_nd_i _IO_buf_end __FUNCTION__ mem_cycles dma_baseaddr _IO_write_end unsigned int next mask dma_sec_start _flags dma_channel_terminate_transfer __ORSIM_DBCL_FIXME writeprog32 paramt_none read_dat16 _markers loadcycles reg_dma_sec dma_controller str_val chunk_size regs __orsim_dbch___default total_size readfunc8 vapi_id dma_read_ch_csr iprompt_run uint32_t dma_req_i stdout _IO_save_end current_descriptor readfunc16 fout result mdelay long long unsigned int fexe_log dma_read32 chno read_dat32 _IO_backup_base _offset int_val writefunc8 value time_point _fileno addr_val __dbcl paramt_longlong size_t _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 _pos hazardwait int_msk_a int_msk_b storecycles controller source_mask dma_vapi_id longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr uint8_t clear_dma_req_i dma_channel_clock supercycles vapi fmprof oraddr_t _IO_write_base long long int paramt_int _IO_save_base channel_number param_t dma_irq writeprog32_dat referenced int_src_a int_src_b end_cycles __ORSIM_DEBUG_CLASS paramt_word __quad_t swptr instructions __pad1 __pad2 __pad3 __pad4 __pad5 dma_nd_i paramt_addr dma_load_descriptor set_dma_req_i _vtable_offset sec_start fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t dma_sec_end stalled channel dma_status _IO_read_end enabled short int long int config_param ../../peripheral/dma.c writeprog8_dat masked_increase vapi_file write_dat16 delayw generate_interrupt words_transferred writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val source name mem_ops remaining_words destination_mask read_dat8 init _lock long unsigned int _old_offset _IO_FILE ext_int iprompt unsigned char dma_reset find_dma_controller_ch _sbuf dma_write_ch_csr _IO_write_ptr config_section delayr paramt_str dma_channel reset_cycles check_dma_ack_o addr dma_write32 writefunc16 dma_enabled write_dat8 baseaddr server_port __off_t load_next_descriptor_when_done destination signed char short unsigned int desc_csr writefunc32 double cycles _chain FILE desc _flags2 dma_init_transfer dmas __ORSIM_DBCL_WARN _cur_column set_dma_nd_i __off64_t _unused2 _IO_buf_base __orsim_dbch_dma GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 h @ c lT % + 0 [ B > Y
|
set_dma_req_i # clear_dma_req_i M set_dma_nd_i w clear_dma_nd_i check_dma_ack_o find_dma_controller_ch ,
reg_dma_sec c U P
P sec_end params _shortbuf _IO_lock_t write_dat32 dma_ack_o channel_mask stderr __dbch clear_dma_nd_i _IO_buf_end __FUNCTION__ mem_cycles dma_baseaddr _IO_write_end unsigned int next mask dma_sec_start _flags dma_channel_terminate_transfer __ORSIM_DBCL_FIXME writeprog32 paramt_none read_dat16 _markers loadcycles reg_dma_sec dma_controller str_val chunk_size regs __orsim_dbch___default total_size readfunc8 vapi_id dma_read_ch_csr iprompt_run uint32_t dma_req_i stdout _IO_save_end current_descriptor readfunc16 fout result mdelay long long unsigned int fexe_log dma_read32 chno read_dat32 _IO_backup_base _offset int_val writefunc8 value time_point _fileno addr_val __dbcl paramt_longlong size_t _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 _pos hazardwait int_msk_a int_msk_b storecycles controller source_mask dma_vapi_id longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr uint8_t clear_dma_req_i dma_channel_clock supercycles vapi fmprof oraddr_t _IO_write_base long long int paramt_int _IO_save_base channel_number param_t dma_irq writeprog32_dat referenced int_src_a int_src_b end_cycles __ORSIM_DEBUG_CLASS paramt_word __quad_t swptr instructions __pad1 __pad2 __pad3 __pad4 __pad5 dma_nd_i paramt_addr dma_load_descriptor set_dma_req_i _vtable_offset sec_start fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t dma_sec_end stalled channel dma_status _IO_read_end enabled short int long int config_param ../../peripheral/dma.c writeprog8_dat masked_increase vapi_file write_dat16 delayw generate_interrupt words_transferred writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val source name mem_ops remaining_words destination_mask read_dat8 init _lock long unsigned int _old_offset _IO_FILE ext_int iprompt unsigned char dma_reset find_dma_controller_ch _sbuf dma_write_ch_csr _IO_write_ptr config_section delayr paramt_str dma_channel reset_cycles check_dma_ack_o addr dma_write32 writefunc16 dma_enabled write_dat8 baseaddr server_port __off_t load_next_descriptor_when_done destination signed char short unsigned int desc_csr writefunc32 double cycles _chain FILE desc _flags2 dma_init_transfer dmas __ORSIM_DBCL_WARN _cur_column set_dma_nd_i __off64_t _unused2 _IO_buf_base __orsim_dbch_dma GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 h @ c lT % + 0 [ B > Y
|
R % N c ^ 2 ( m 2 * <+ | d
, d f P T/ 88 4h 8
|
R % N c ^ 2 ( m 2 * <+ | d
, d f P T/ 88 4h 8
|
B B ! H b P [ + 3 ? 0
K W e j o `
z D ` _
p
|
B B ! H b P [ + 3 ? 0
K W e j o `
z D ` _
p
|
8 P 9
% ! * = / R 4 g 9 | > D J P V \ b h * n @ t z V r , l ` H 0 x p h ` P
% + p 1 7
= C
I ( O U ` c p s J @ * 7 < D L S Z l v dma.c dma_init_transfer dmas dma_baseaddr dma_irq dma_vapi_id dma_enabled dma_sec_end dma_sec_start dma_reset dma_read32 dma_write32 dma_status __FUNCTION__.3712 dma_channel_clock dma_load_descriptor dma_channel_terminate_transfer __FUNCTION__.3829 __FUNCTION__.3731 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC20 .LC19 .LC21 .LC22 .LC23 .LC24 .LC25 .LC26 .LC27 .LC28 .L75 .L87 .L76 .L77 .L78 .L79 .L80 .L81 .L82 .L68 .L67 .L69 .L70 .L71 .L72 .L151 .L150 .L152 .L153 .L154 .L155 .L156 .L157 .L158 .L141 .L140 .L142 .L143 .L144 .L145 set_dma_req_i clear_dma_req_i set_dma_nd_i clear_dma_nd_i check_dma_ack_o find_dma_controller_ch __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_dma_sec reg_config_sec reg_config_param reg_mem_area reg_sim_reset reg_sim_stat free runtime fprintf stderr fwrite sched_find_remove sched_add eval_direct32 __orsim_dbch_dma report_interrupt orsim_dbg_log set_direct32 clear_interrupt malloc exit h
|
8 P 9
% ! * = / R 4 g 9 | > D J P V \ b h * n @ t z V r , l ` H 0 x p h ` P
% + p 1 7
= C
I ( O U ` c p s J @ * 7 < D L S Z l v dma.c dma_init_transfer dmas dma_baseaddr dma_irq dma_vapi_id dma_enabled dma_sec_end dma_sec_start dma_reset dma_read32 dma_write32 dma_status __FUNCTION__.3712 dma_channel_clock dma_load_descriptor dma_channel_terminate_transfer __FUNCTION__.3829 __FUNCTION__.3731 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC20 .LC19 .LC21 .LC22 .LC23 .LC24 .LC25 .LC26 .LC27 .LC28 .L75 .L87 .L76 .L77 .L78 .L79 .L80 .L81 .L82 .L68 .L67 .L69 .L70 .L71 .L72 .L151 .L150 .L152 .L153 .L154 .L155 .L156 .L157 .L158 .L141 .L140 .L142 .L143 .L144 .L145 set_dma_req_i clear_dma_req_i set_dma_nd_i clear_dma_nd_i check_dma_ack_o find_dma_controller_ch __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_dma_sec reg_config_sec reg_config_param reg_mem_area reg_sim_reset reg_sim_stat free runtime fprintf stderr fwrite sched_find_remove sched_add eval_direct32 __orsim_dbch_dma report_interrupt orsim_dbg_log set_direct32 clear_interrupt malloc exit h
|
i F h L
|
i F h L
|
i U _ i % q k & l ' l ( l ) l h
|
i U _ i % q k & l ' l ( l ) l h
|
i m n o L p Z m h s
|
i m n o L p Z m h s
|
i q * r q + r q , r q - r q . - r 8 q B / Q r W 0 ] 1 f 2 o 3 q r q r q r q r ' q 5 4 D r M q [ 5 j r s q 6 r q 7 r h
|
i q * r q + r q , r q - r q . - r 8 q B / Q r W 0 ] 1 f 2 o 3 q r q r q r q r ' q 5 4 D r M q [ 5 j r s q 6 r q 7 r h
|
i 8 s r D S s 9 t u : v h
|
i 8 s r D S s 9 t u : v h
|
i < w w w w Z h `
|
i < w w w w Z h `
|
i p x y ;
|
i p x y ;
|
z /
|
z /
|
: 9
|
: 9
|
M
|
M
|
v
|
v
|
h
|
h
|
|
|
i
|
i
|
x x ] w | { : v " < , @ z { y x = z >
|
x x ] w | { : v " < , @ z { y x = z >
|
z *
? 4
H
z m
h s
|
z *
? 4
H
z m
h s
|
i
@
s
r
8 | h
|
i
@
s
r
8 | h
|
i } / s K A S t _ ~ " " " ! & " 3 " = " V " ] " d " k " r " y " " " " " " " " " " " " " " " ) " 8 " G " V " e " t " " " " " " " " " "
|
i } / s K A S t _ ~ " " " ! & " 3 " = " V " ] " d " k " r " y " " " " " " " " " " " " " " " ) " 8 " G " V " e " t " " " " " " " " " "
|
" " ( " 7 " F " U " d " s " " " " " " " " " $ " 2 " @ " N " \ " j " x " " " " " " " " " " " " ( " 6 " D " R " ` " w " " " " " " " " ( " 3 " > " I " U " a " g " m " s " y " " " " " " " " " p " ~ " " " " " " " " " " " " % " 3 " A " O " ] " k " y " " " " " " " " " " 0 " > " ] " i " o " u " { " " " " " " " " " " " " " ( " 6 " D " R " ` " n " | " >
|
" " ( " 7 " F " U " d " s " " " " " " " " " $ " 2 " @ " N " \ " j " x " " " " " " " " " " " " ( " 6 " D " R " ` " w " " " " " " " " ( " 3 " > " I " U " a " g " m " s " y " " " " " " " " " p " ~ " " " " " " " " " " " " % " 3 " A " O " ] " k " y " " " " " " " " " " 0 " > " ] " i " o " u " { " " " " " " " " " " " " " ( " 6 " D " R " ` " n " | " >
|
" L
|
" L
|
" X
|
" X
|
" d
|
" d
|
" o
|
" o
|
{
|
{
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
"
|
|
|
|
|
|
|
"
|
"
|
|
|
" " % " - 1 5 > " O " W [ _ h " y " " " " " " " " % ) - a " i m q " " .
" 6
:
>
R
X
" _
c
g
z
"
"
"
- ! 2 " ? " F J N W " a f " p ! " " " " " " " ( - " 8 = A J " V " c g p " } " " " " ! ! " $ " 1 5 > " J " W [ d " p " } " " " " " !
" $ 0 4 B " M Q U " x " " " " " " / B C C C D C C C E $ C ( C , C 0 F 4 C 8 C < C @ G D C H C L C P H T C X C \ C ` I d C h C l C p J t K x L | L L M L L L N L L L O L L L P Q R R R S R R R T R R R U R R R V R R R W R R R X R R $ R ( Y , Z 0 [ 4 [ 8 [ < \ @ [ D [ H [ L ] P [ T [ X [ \ ^ ` [ d [ h [ l _ 0 4 H L ` d x | $ ( D H d h , 0 L P mc.o/ 1223831538 500 500 100664 19336 `
|
" " % " - 1 5 > " O " W [ _ h " y " " " " " " " " % ) - a " i m q " " .
" 6
:
>
R
X
" _
c
g
z
"
"
"
- ! 2 " ? " F J N W " a f " p ! " " " " " " " ( - " 8 = A J " V " c g p " } " " " " ! ! " $ " 1 5 > " J " W [ d " p " } " " " " " !
" $ 0 4 B " M Q U " x " " " " " " / B C C C D C C C E $ C ( C , C 0 F 4 C 8 C < C @ G D C H C L C P H T C X C \ C ` I d C h C l C p J t K x L | L L M L L L N L L L O L L L P Q R R R S R R R T R R R U R R R V R R R W R R R X R R $ R ( Y , Z 0 [ 4 [ 8 [ < \ @ [ D [ H [ L ] P [ T [ X [ \ ^ ` [ d [ h [ l _ 0 4 H L ` d x | $ ( D H d h , 0 L P mc.o/ 1223831538 500 500 100664 19336 `
|
ELF T2 4 ( UUEPP]fUUEPL]fUUEPT]fUVS D$p D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]fUuu] ~* D$3 D$ D$ $Ep]u]Ít& UVS up $ u[^]fUxuu]} FP U F\1 T$ E E E D$ D$P EFLuԉu$ t$$ t$$]u}]Ðt& 4$䍶 US $` t)@P @L @ @T @X []Ë D$! D$ D$ $$
US $ t&E BEEB B []Ë D$ D$ D$ $$UWV1S }GL D$ D$B $G D$ D$B $G D$ D$B $ D$ D$B $ E& D,UD$D T$ t$D$ B $ũ [^_]Ít& U(] uu} t& uNM 9t. D$ |$D$L$$ ]u}]Í& F1 B хt(B;GTutiB A J GXB ȉхWXu؉ wXtfD$ $v u|$ G,D$G $ D$ [^_]Ðr 뙉' U(] uu}} uu uM ]u}]Ít& F< < M BL |$ D D$D $D$뮍& M D$
D$ t$L$$ D$V Z D$
D$$ L$+t& e 1E G|$ D,D$D 4$D$u& & wL D$
t$D$L$$ fE D B% : ; I $ > $ > $ > I & I : ;
|
ELF T2 4 ( UUEPP]fUUEPL]fUUEPT]fUVS D$p D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]fUuu] ~* D$3 D$ D$ $Ep]u]Ít& UVS up $ u[^]fUxuu]} FP U F\1 T$ E E E D$ D$P EFLuԉu$ t$$ t$$]u}]Ðt& 4$䍶 US $` t)@P @L @ @T @X []Ë D$! D$ D$ $$
US $ t&E BEEB B []Ë D$ D$ D$ $$UWV1S }GL D$ D$B $G D$ D$B $G D$ D$B $ D$ D$B $ E& D,UD$D T$ t$D$ B $ũ [^_]Ít& U(] uu} t& uNM 9t. D$ |$D$L$$ ]u}]Í& F1 B хt(B;GTutiB A J GXB ȉхWXu؉ wXtfD$ $v u|$ G,D$G $ D$ [^_]Ðr 뙉' U(] uu}} uu uM ]u}]Ít& F< < M BL |$ D D$D $D$뮍& M D$
D$ t$L$$ D$V Z D$
D$$ L$+t& e 1E G|$ D,D$D 4$D$u& & wL D$
t$D$L$$ fE D B% : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/
: ; I8
|
I ! I/
: ; I8
|
' I I ' : ; : ;
: ; I : ; (
' I < : ; .: ;' @ : ;I
|
' I I ' : ; : ;
: ; I : ; (
' I < : ; .: ;' @ : ;I
|
4 : ;I .? : ;' @ 4 : ;I : ;I !.? : ;@ " U #4 : ;I $4 : ;I
|
4 : ;I .? : ;' @ 4 : ;I : ;I !.? : ;@ " U #4 : ;I $4 : ;I
|
%.: ;I@ &.? : ;' I@ ' : ;I ( )4 : ;I *4 I4
|
%.: ;I@ &.? : ;' I@ ' : ;I ( )4 : ;I *4 I4
|
+& I ,.? : ; ' @ - : ; I . : ; I
|
+& I ,.? : ; ' @ - : ; I . : ; I
|
/4 : ; I 04 : ; I 1 : ; I 24 : ; I 34 : ; I 44 : ; I 54 : ; I
|
/4 : ; I 04 : ; I 1 : ; I 24 : ; I 34 : ; I 44 : ; I 54 : ; I
|
64 : ; I
|
64 : ; I
|
74 : ; I? < 8! i [ 1 A 0 int N S
|
74 : ; I? < 8! i [ 1 A 0 int N S
|
|
|
8v x S G 1Z 2: R 40 g . 1 -
|
8v x S G 1Z 2: R 40 g . 1 -
|
A #
|
A #
|
$ #
|
$ #
|
#
|
#
|
H #
|
H #
|
p #
|
p #
|
#
|
#
|
#
|
#
|
+ #
|
+ #
|
T #
|
T #
|
#$
|
#$
|
#(
|
#(
|
m #,
|
m #,
|
" #0
|
" #0
|
$ #4
|
$ #4
|
&A #8
|
&A #8
|
*A #<
|
*A #<
|
, #@
|
, #@
|
0: #D
|
0: #D
|
1h #F
|
1h #F
|
2 #G
|
2 #G
|
6 #H
|
6 #H
|
? #L
|
? #L
|
9 H #T
|
9 H #T
|
@ I #X
|
@ I #X
|
G J #\
|
G J #\
|
N K #`
|
N K #`
|
U L% #d
|
U L% #d
|
|
|
NA #h
|
NA #h
|
" P #l / # # A #
S 7
S 7 ' LO2 RG # Sb # < T} # W #
X # Y # \ # ] # ^ # X a #$ = b #( : c #, h #0 P i #4 l #8 m #< 6 pA #@ I qA #Dlog tH #H G 2 b M } h yb zb # % { # | # ' } # ~ # A #log h #ops # #h T e h # ` h # h # h # A # # A # F A # v # v #( e #0 4 a #8 m A #< A #@ A #D F v #H A #P , v # v # A # A # O A # A # h # l A # # u e #
A # 7 V h sim n # cpu l #T [ ̻ #pcuc #| ١ ڮ A v ; 1 e , 3 # 9 # K #dat # W # ] # 3 K ? ) Q
|
" P #l / # # A #
S 7
S 7 ' LO2 RG # Sb # < T} # W #
X # Y # \ # ] # ^ # X a #$ = b #( : c #, h #0 P i #4 l #8 m #< 6 pA #@ I qA #Dlog tH #H G 2 b M } h yb zb # % { # | # ' } # ~ # A #log h #ops # #h T e h # ` h # h # h # A # # A # F A # v # v #( e #0 4 a #8 m A #< A #@ A #D F v #H A #P , v # v # A # A # O A # A # h # l A # # u e #
A # 7 V h sim n # cpu l #T [ ̻ #pcuc #| ١ ڮ A v ; 1 e , 3 # 9 # K #dat # W # ] # 3 K ? ) Q
|
d mem b # cs 0 #mc A # # mc `i csr # poc # #csc i # tms i #, c #L A #P A #T ( #X y #\
y 7 [ val h dat mc y ,
|
d mem b # cs 0 #mc A # # mc `i csr # poc # #csc i # tms i #, c #L A #P A #T ( #X y #\
y 7 [ val h dat mc y ,
|
val h dat mc y . X H
|
val h dat mc y . X H
|
val h dat mc y 0 s
|
val h dat mc y 0 s
|
sec ] \
|
sec ] \
|
val h dat mc y ! {`
|
val h dat mc y ! {`
|
" # ~ / j n , dat mc y $ops %x p U new y q mem b cs 0 mc A new z l ( dat T mc y i A & p 'S
|
" # ~ / j n , dat mc y $ops %x p U new y q mem b cs 0 mc A new z l ( dat T mc y i A & p 'S
|
dat
|
dat
|
mc y #
( j )M * ) * (( \ )M ) ( )M & ) & *` H + c , j k
-cs A -csc .tms -mc y /cur $ (p Z
0M 0 *` \ 1 B
dat 0 n mc 2y cur 3 # 3 tmp 3 , C 1S o 1 -dat 2mc y 3 A N ( P 0M 0 ( t 0M 0 (v )M ) *`
S 7
S 7
S 7 4 5mcs y 6( 7^ 7f 7F 7V #
S _ 8 7 T
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../../cpu/common ../.. ../../support mc.c stddef.h types.h stdint.h arch.h stdio.h libio.h abstract.h sim-config.h debug.h >N> J>?J0"0$$$Z*/>~3a5 i?L fGuyt=nskDy<=B!!i e!Puuuvwtf*!,04gYhhd?uf*f_y.@"""1>]~"X3qXn4 Pt;=>)W
|
mc y #
( j )M * ) * (( \ )M ) ( )M & ) & *` H + c , j k
-cs A -csc .tms -mc y /cur $ (p Z
0M 0 *` \ 1 B
dat 0 n mc 2y cur 3 # 3 tmp 3 , C 1S o 1 -dat 2mc y 3 A N ( P 0M 0 ( t 0M 0 (v )M ) *`
S 7
S 7
S 7 4 5mcs y 6( 7^ 7f 7F 7V #
S _ 8 7 T
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../../cpu/common ../.. ../../support mc.c stddef.h types.h stdint.h arch.h stdio.h libio.h abstract.h sim-config.h debug.h >N> J>?J0"0$$$Z*/>~3a5 i?L fGuyt=nskDy<=B!!i e!Puuuvwtf*!,04gYhhd?uf*f_y.@"""1>]~"X3qXn4 Pt;=>)W
|
POC: 0x%x
|
POC: 0x%x
|
BAS: 0x%x
|
BAS: 0x%x
|
CSR: 0x%x
|
CSR: 0x%x
|
mc_read_word(%08x) value(%x)
|
mc_read_word(%08x) value(%x)
|
Resetting memory controller.
|
Resetting memory controller.
|
mc_write_word(%08x,%08x)
|
mc_write_word(%08x,%08x)
|
Warning: memory controller PoC > 4 bits: truncated
|
Warning: memory controller PoC > 4 bits: truncated
|
Peripheral MC: Run out of memory
|
Peripheral MC: Run out of memory
|
|
|
Memory Controller at 0x%08x:
|
Memory Controller at 0x%08x:
|
CE %02d - CSC: 0x%x TMS: 0x%x
|
CE %02d - CSC: 0x%x TMS: 0x%x
|
read out of range (addr %08x)
|
read out of range (addr %08x)
|
Remapping %08x-%08x to %08x-%08x
|
Remapping %08x-%08x to %08x-%08x
|
warning: write to MC's POC register! write out of range (addr %08x)
|
warning: write to MC's POC register! write out of range (addr %08x)
|
mc_read_word mc_write_word set_csc_tms | AB
AB
AB
0 AB
B \ AB
FF ` > AB
B AB
FI p AB
A AB
A AB
BC p w AB
FNF AB
F ' AB
C AB
FNF t t u t t u ! t! # t# . u 0 1 t1 3 t3 u o V t t \ u ` a ta c tc u y P V P V P t t j u T VT [ u[ j V p q tq s ts u t t u t t l u ) ) j Wj l u i V p q tq s ts u p V u V p u W" $ Wn s W~ W W W t t u > P> l ul r Pr u > > d u d u
i Vl V t t u W u W C o Vo s Rs { P{ R V P V R V m Q Q Q Q t t u + + M VM T uT ) V) Y uY V G G T u T { { u ' ' Y u Y + + P WP T uT W G M V) Y V m H
|
mc_read_word mc_write_word set_csc_tms | AB
AB
AB
0 AB
B \ AB
FF ` > AB
B AB
FI p AB
A AB
A AB
BC p w AB
FNF AB
F ' AB
C AB
FNF t t u t t u ! t! # t# . u 0 1 t1 3 t3 u o V t t \ u ` a ta c tc u y P V P V P t t j u T VT [ u[ j V p q tq s ts u t t u t t l u ) ) j Wj l u i V p q tq s ts u p V u V p u W" $ Wn s W~ W W W t t u > P> l ul r Pr u > > d u d u
i Vl V t t u W u W C o Vo s Rs { P{ R V P V R V m Q Q Q Q t t u + + M VM T uT ) V) Y uY V G G T u T { { u ' ' Y u Y + + P WP T uT W G M V) Y V m H
|
reg_mc_sec
|
reg_mc_sec
|
mc_done U mc_reg_mem_area mc_status mc_read_word set_csc_tms k
mc_reset
mc_write_word set_csc_tms sec_end params _shortbuf addr_mask _IO_lock_t write_dat32 stderr __dbch _IO_buf_end __FUNCTION__ mem_cycles mc_sec_start _IO_write_end unsigned int next _flags index __ORSIM_DBCL_FIXME writeprog32 paramt_none mc_baseaddr mc_done _markers loadcycles str_val read_dat16 prev __orsim_dbch___default ext_int readfunc8 iprompt_run uint32_t mc_enabled stdout _IO_save_end mc_status readfunc16 fout reg_mc_sec mdelay long long unsigned int fexe_log size_mask read_dat32 _IO_backup_base _offset int_val writefunc8 value time_point _fileno addr_val mc_areas paramt_longlong size_t _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 _pos hazardwait storecycles longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr ../../peripheral/mc.c uint8_t supercycles vapi fmprof oraddr_t _IO_write_base writeprog8_dat long long int paramt_int _IO_save_base valid param_t writeprog32_dat mc_write_word end_cycles __ORSIM_DEBUG_CLASS direct_ops paramt_word __quad_t __dbcl size instructions __pad1 __pad2 __pad3 __pad4 __pad5 mc_reset paramt_addr mc_reg_mem_area vapi_file _vtable_offset mc_poc sec_start fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t stalled chipsel _IO_read_end enabled short int long int dev_memarea config_param delayr write_dat16 delayw writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val name mc_index mem_ops read_dat8 init _lock long unsigned int _old_offset _IO_FILE writefunc16 __orsim_dbch_mc iprompt ba_mask unsigned char _sbuf _IO_write_ptr config_section paramt_str reset_cycles addr write_dat8 baseaddr server_port __off_t signed char short unsigned int addr_compare writefunc32 double mc_sec_end cycles _chain FILE _flags2 mc_area mc_read_word __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 6 @ = % + 0 B m > A R ` N J ^ 2 m 2 ( | ' J " l ) pK ) xK ) 0 ) 8 1 - 01 41 41 6 5 ; ) & 1 p > \ E N R
d
v
4 X - 8 C x a N m 0 4 C T [ b ` > j o p w | ' mc.c mc_enabled mc_baseaddr mc_index mc_sec_end mc_sec_start mc_poc mc_areas mcs __FUNCTION__.3592 __FUNCTION__.3506 __FUNCTION__.3554 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC15 .LC13 .LC14 .LC16 .LC17 .LC18 .LC19 .LC20 reg_mc_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param stderr fwrite mc_done free mc_read_word mc_write_word reg_mem_area mc_reset reg_sim_reset mc_status reg_sim_stat malloc exit mc_reg_mem_area runtime fprintf __orsim_dbch_mc orsim_dbg_log set_csc_tms set_mem_valid 6 6 <
|
mc_done U mc_reg_mem_area mc_status mc_read_word set_csc_tms k
mc_reset
mc_write_word set_csc_tms sec_end params _shortbuf addr_mask _IO_lock_t write_dat32 stderr __dbch _IO_buf_end __FUNCTION__ mem_cycles mc_sec_start _IO_write_end unsigned int next _flags index __ORSIM_DBCL_FIXME writeprog32 paramt_none mc_baseaddr mc_done _markers loadcycles str_val read_dat16 prev __orsim_dbch___default ext_int readfunc8 iprompt_run uint32_t mc_enabled stdout _IO_save_end mc_status readfunc16 fout reg_mc_sec mdelay long long unsigned int fexe_log size_mask read_dat32 _IO_backup_base _offset int_val writefunc8 value time_point _fileno addr_val mc_areas paramt_longlong size_t _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 _pos hazardwait storecycles longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr ../../peripheral/mc.c uint8_t supercycles vapi fmprof oraddr_t _IO_write_base writeprog8_dat long long int paramt_int _IO_save_base valid param_t writeprog32_dat mc_write_word end_cycles __ORSIM_DEBUG_CLASS direct_ops paramt_word __quad_t __dbcl size instructions __pad1 __pad2 __pad3 __pad4 __pad5 mc_reset paramt_addr mc_reg_mem_area vapi_file _vtable_offset mc_poc sec_start fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t stalled chipsel _IO_read_end enabled short int long int dev_memarea config_param delayr write_dat16 delayw writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val name mc_index mem_ops read_dat8 init _lock long unsigned int _old_offset _IO_FILE writefunc16 __orsim_dbch_mc iprompt ba_mask unsigned char _sbuf _IO_write_ptr config_section paramt_str reset_cycles addr write_dat8 baseaddr server_port __off_t signed char short unsigned int addr_compare writefunc32 double mc_sec_end cycles _chain FILE _flags2 mc_area mc_read_word __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 6 @ = % + 0 B m > A R ` N J ^ 2 m 2 ( | ' J " l ) pK ) xK ) 0 ) 8 1 - 01 41 41 6 5 ; ) & 1 p > \ E N R
d
v
4 X - 8 C x a N m 0 4 C T [ b ` > j o p w | ' mc.c mc_enabled mc_baseaddr mc_index mc_sec_end mc_sec_start mc_poc mc_areas mcs __FUNCTION__.3592 __FUNCTION__.3506 __FUNCTION__.3554 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC15 .LC13 .LC14 .LC16 .LC17 .LC18 .LC19 .LC20 reg_mc_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param stderr fwrite mc_done free mc_read_word mc_write_word reg_mem_area mc_reset reg_sim_reset mc_status reg_sim_stat malloc exit mc_reg_mem_area runtime fprintf __orsim_dbch_mc orsim_dbg_log set_csc_tms set_mem_valid 6 6 <
|
7 E O Y a 8 q { 9 9 ! 9 " 9 6
|
7 E O Y a 8 q { 9 9 ! 9 " 9 6
|
7 ! : = # E ; f 6 l
|
7 ! : = # E ; f 6 l
|
7 u = 6
|
7 u = 6
|
7 > ? & @ , A 8 B > C J D d = u 6 {
|
7 > ? & @ , A 8 B > C J D d = u 6 {
|
7 E : $ ; F 6
|
7 E : $ ; F 6
|
7 E 7 = L : h % p ; | F 6
|
7 E 7 = L : h % p ; | F 6
|
7 H & I H ' I H ( I H
) I " * E H [ I z 6
|
7 H & I H ' I H ( I H
) I " * E H [ I z 6
|
7 J J + K * J 0 , : R K X J J - K J 6
|
7 J J + K * J 0 , : R K X J J - K J 6
|
7 , J ` M . J K 6
|
7 , J ` M . J K 6
|
7 H / ; ? M L
|
7 H / ; ? M L
|
6
|
6
|
7 " J L 0 J K J J 1 K K L b J { 2 K ! & 3 = V ] d k r y % 4 C R a p $ 3 B Q ` o ~ ( 6 D R ` n | * T w - ; I W h u $ L i u % R d p v | # 1 ? M [
|
7 " J L 0 J K J J 1 K K L b J { 2 K ! & 3 = V ] d k r y % 4 C R a p $ 3 B Q ` o ~ ( 6 D R ` n | * T w - ; I W h u $ L i u % R d p v | # 1 ? M [
|
|
|
|
|
|
|
J
|
J
|
R
|
R
|
V
|
V
|
Z
|
Z
|
n
|
n
|
t
|
t
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- 8 < @ W _ c g
|
- 8 < @ W _ c g
|
% 5 @ E I R ^ k o x
#
2
7
;
D
O
[
f
m
u
y
}
( - 1 : E Q U ^ i u y J ! . ; H ` % 0 4 H L ` d 8 < \ ` | eth.o/ 1223831538 500 500 100664 41344 `
|
% 5 @ E I R ^ k o x
#
2
7
;
D
O
[
f
m
u
y
}
( - 1 : E Q U ^ i u y J ! . ; H ` % 0 4 H L ` d 8 < \ ` | eth.o/ 1223831538 500 500 100664 41344 `
|
ELF hj 4 ( UUE]Ív UUEP]fUUEP ]fUUEP@]fUUEP ]fUVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ 0 D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ @ D$ D$4$D$ @ D$ 4$D$ D$[^]Í U] uu D$K D$ D$ $Ep ]u]Í U] uu D$K D$ D$ $Ep]u]Í U] uu D$7 D$ D$ $Ep]u]Í U(uu]}} F8t$F8 <$F8t
]u}]Ë D$' D$ D$ $$& U(uu]}} F(t$F( <$F(t
]u}]Ë D$' D$ D$ $$& U(uu]}} F$t$F$ <$F$t
]u}]Ë D$' D$ D$ $$& Uxuu]} U1 E
T$ EE E D$ D$ Fuuԉ$ $t$@
|
ELF hj 4 ( UUE]Ív UUEP]fUUEP ]fUUEP@]fUUEP ]fUVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ 0 D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ @ D$ D$4$D$ @ D$ 4$D$ D$[^]Í U] uu D$K D$ D$ $Ep ]u]Í U] uu D$K D$ D$ $Ep]u]Í U] uu D$7 D$ D$ $Ep]u]Í U(uu]}} F8t$F8 <$F8t
]u}]Ë D$' D$ D$ $$& U(uu]}} F(t$F( <$F(t
]u}]Ë D$' D$ D$ $$& U(uu]}} F$t$F$ <$F$t
]u}]Ë D$' D$ D$ $$& Uxuu]} U1 E
T$ EE E D$ D$ Fuuԉ$ $t$@
|
t$$]u}]Ðt& F$$F($F8$4$Ðt& UWVS ,uF D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $FD$ FD$FD$FD$FD$ FD$ D$G $ D$ D$G $ D$ D$G $,[^_]Í USU M Lv# = J []Ë t& QA ɐQA A A 맍& 똋 됋 눋 뀋 ut& et& Ut& Et& 5t& %t& t& t& t& t& t& t& QD$ T$@ $1
U(uu]} V! F@% F0~$F,~$F,F0D$ F$$F0; D$ D$B F($F,= D$ D$ F,$F41 d dž @ dž dž dž dž dž < dž ? dž d V ҉ uO]u}]f` D$Q D$ D$ $$ P t$ D$D$ $둋F$D$ D$ $fF(D$ D$ $v ' U(] u uMtH]u]Ðt& E t$$ D$ED$ D$ h D$MutEt$$ D$ D$ h D$농 ' U(U] uu L}}v0 = t& ]u}]Ív 4 t& ؉ ЉGGGGGG롐 똉 됉 눉 뀉 ut& et& Ut& % 6 %t& t& t& t& t& t& ։!utG $# v t& t& uf G]}u}]+v WD$ T$@ $ 랍& o v D$ $|$ Jv D$ |$$F D$ $D$ |$ D$ D$ |$$
U8uu]} d
|
t$$]u}]Ðt& F$$F($F8$4$Ðt& UWVS ,uF D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $ D$ D$G $FD$ FD$FD$FD$FD$ FD$ D$G $ D$ D$G $ D$ D$G $,[^_]Í USU M Lv# = J []Ë t& QA ɐQA A A 맍& 똋 됋 눋 뀋 ut& et& Ut& Et& 5t& %t& t& t& t& t& t& t& QD$ T$@ $1
U(uu]} V! F@% F0~$F,~$F,F0D$ F$$F0; D$ D$B F($F,= D$ D$ F,$F41 d dž @ dž dž dž dž dž < dž ? dž d V ҉ uO]u}]f` D$Q D$ D$ $$ P t$ D$D$ $둋F$D$ D$ $fF(D$ D$ $v ' U(] u uMtH]u]Ðt& E t$$ D$ED$ D$ h D$MutEt$$ D$ D$ h D$농 ' U(U] uu L}}v0 = t& ]u}]Ív 4 t& ؉ ЉGGGGGG롐 똉 됉 눉 뀉 ut& et& Ut& % 6 %t& t& t& t& t& t& ։!utG $# v t& t& uf G]}u}]+v WD$ T$@ $ 랍& o v D$ $|$ Jv D$ |$$F D$ $D$ |$ D$ D$ |$$
U8uu]} d
|
$ vR t^ D$ t$D$ $]u}]Í& uċ džd
|
$ vR t^ D$ t$D$ $]u}]Í& uċ džd
|
멐~@E E9 l džd
|
멐~@E E9 l džd
|
h l t @s h = h v h f҉l p щ% dž l n @: l % = dž ; t$ D$ D$T$$ džd D$ D$F,$E;h T$$ D$ D$ D$t& l ` džd
|
h l t @s h = h v h f҉l p щ% dž l n @: l % = dž ; t$ D$ D$T$$ džd D$ D$F,$E;h T$$ D$ D$ D$t& l ` džd
|
E|$$ D$ D$ D$t& D$ D$ p $ t& dž 1 F@v t$ D$ D$|$$ džd ^ džh I f D$ D$ ED$|$$ l D$ E|$$ D$F D$ D$|$$ ;& D$ D$ ED$|$$ D$ E|$$ D$ D$ D$F,$h D$ D$ |$$ D$ D$ D$F $l wfU(]u։} ~p t!D$ $D$tc Et$$D$ uu tx0]u}]Í u1֍v t D$ 1D$T$$ 렐t& D$ D$ D$T$$ _` ' U8}}]u
|
E|$$ D$ D$ D$t& D$ D$ p $ t& dž 1 F@v t$ D$ D$|$$ džd ^ džh I f D$ D$ ED$|$$ l D$ E|$$ D$F D$ D$|$$ ;& D$ D$ ED$|$$ D$ E|$$ D$ D$ D$F,$h D$ D$ |$$ D$ D$ D$F $l wfU(]u։} ~p t!D$ $D$tc Et$$D$ uu tx0]u}]Í u1֍v t D$ 1D$T$$ 렐t& D$ D$ D$T$$ _` ' U8}}]u
|
vRY t^ D$ |$D$ $]u}]Í& uċ LJ
|
vRY t^ D$ |$D$ $]u}]Í& uċ LJ
|
멐 D$ D$ Ɖt$ $ E # ЋU 3 9s 9s P t@t G $E LJ et& f҉ E G, G4 E t'U D$ D$$ T$LJ & G@ $ !X
E t E U D$ D$$ T$q D$ @ D$ D$G<$ fufG: G: G: G: G: G: v LJ J LJ $ > $ > I & I : ;
|
멐 D$ D$ Ɖt$ $ E # ЋU 3 9s 9s P t@t G $E LJ et& f҉ E G, G4 E t'U D$ D$$ T$LJ & G@ $ !X
E t E U D$ D$$ T$q D$ @ D$ D$G<$ fufG: G: G: G: G: G: v LJ J LJ $ > $ > I & I : ;
|
: ; I8
|
: ; I8
|
I ! I/
: ;
: ;I8
|
I ! I/
: ;
: ;I8
|
: ; : ; (
: ; I8
|
: ; : ; (
: ; I8
|
: ;
: ; I ' I I ' : ; : ; ' I < : ; : ;
: ;I8
|
: ;
: ; I ' I I ' : ; : ; ' I < : ; : ;
: ;I8
|
: ; : ; !! I/ ".: ;' # : ;I $ : ;I % & 1 '.: ;' @ ( : ;I
|
: ; : ; !! I/ ".: ;' # : ;I $ : ;I % & 1 '.: ;' @ ( : ;I
|
)4 : ;I *.? : ;@ +4 : ;I , : ;I -4 : ;I
|
)4 : ;I *.? : ;@ +4 : ;I , : ;I -4 : ;I
|
..: ;' I@ / : ;I 0 : ;I
|
..: ;' I@ / : ;I 0 : ;I
|
14 : ;I 2 34 I4
|
14 : ;I 2 34 I4
|
4& I 5 1X Y 64 : ;I 7 1X Y 8 U 9 :4 : ;I ;4 : ; I? <
|
4& I 5 1X Y 64 : ;I 7 1X Y 8 U 9 :4 : ;I ;4 : ; I? <
|
0 g 9 int N S P ` 8v b A S l 1Z 2: 40 X ~ n 7 D#
|
0 g 9 int N S P ` 8v b A S l 1Z 2: 40 X ~ n 7 D#
|
+ H# # 3 7 <
|
+ H# # 3 7 <
|
N S N 7 _ 1Y
- A # #^
|
N S N 7 _ 1Y
- A # #^
|
# # #t # #H # R # L #$ #( #, "W #0w $] #4 &A #8 *A #<b , #@ 0: #D 1h #F 2c #G 6s #HA ? #L H #T I #X J #\ K #` L% #d NA #h Py #l h
W
|
# # #t # #H # R # L #$ #( #, "W #0w $] #4 &A #8 *A #<b , #@ 0: #D 1h #F 2c #G 6s #HA ? #L H #T I #X J #\ K #` L% #d NA #h Py #l h
W
|
W #
|
W #
|
] #
|
] #
|
A # Y S s 7 S 7 ' :
|
A # Y S s 7 S 7 ' :
|
|
|
|
|
#
|
#
|
T
|
T
|
# S 7
|
# S 7
|
S U " < Z U H r 3
|
S U " < Z U H r 3
|
2
l q
|
2
l q
|
ra #
|
ra #
|
r sa #
|
r sa #
|
_ t: #irq uZ #
|
_ t: #irq uZ #
|
dma vZ #
|
dma vZ #
|
wZ # 7 S 7 e * V S f ! o z A 0 A s S 4
|
wZ # 7 S 7 e * V S f ! o z A 0 A s S 4
|
|
|
#
|
#
|
|
|
# Z 7 .
k
|
# Z 7 .
k
|
L
O
|
L
O
|
]
R #
|
]
R #
|
S #
|
S #
|
T #
|
T #
|
W #
|
W #
|
X #
|
X #
|
Y #
|
Y #
|
n
\' #
|
n
\' #
|
]C #
|
]C #
|
^_ #
|
^_ #
|
i
a #$
|
i
a #$
|
b #(
|
b #(
|
c #,
|
c #,
|
h' #0
|
h' #0
|
i_ #4
|
i_ #4
|
t
l #8
|
t
l #8
|
m #<
|
m #<
|
pA #@
|
pA #@
|
qA #Dlog
tH #H ' C - _ I N Tb
|
qA #Dlog
tH #H ' C - _ I N Tb
|
e #
|
e #
|
! e #
|
! e #
|
o e #
|
o e #
|
2
|
2
|
e #
|
e #
|
, A #
|
, A #
|
#
|
#
|
d A #
|
d A #
|
A #
|
A #
|
v #
|
v #
|
v #(
|
v #(
|
b #0
|
b #0
|
a #8
|
a #8
|
A #<
|
A #<
|
z A #@
|
z A #@
|
A #D
|
A #D
|
e v #H
|
e v #H
|
A #P
|
A #P
|
v #
|
v #
|
" v #
|
" v #
|
A #
|
A #
|
|
|
A #
|
A #
|
A #
|
A #
|
x A #
|
x A #
|
< e #
|
< e #
|
F A #
|
F A #
|
#
|
#
|
b # A 7
e sim k # cpu i #T
|
b # A 7
e sim k # cpu i #T
|
C ̸ #pcuc #| # ٞ r A v ݞ H 1 N
|
C ̸ #pcuc #| # ٞ r A v ݞ H 1 N
|
S
0
|
S
0
|
|
|
z #
|
z #
|
I 6
|
I 6
|
#
|
#
|
H
|
H
|
#dat #
|
#dat #
|
T
|
T
|
#
|
#
|
G Z
|
G Z
|
# 0
|
# 0
|
H
|
H
|
<
|
<
|
U N
|
U N
|
|
|
4 $ 1
|
4 $ 1
|
. ; <\ ]a # ^a # bd _a # `a # *
|
. ; <\ ]a # ^a # bd _a # `a # *
|
a0 # a0 #( a0 # b # c0 # c0 #$I d0 #(
|
a0 # a0 #( a0 # b # c0 # c0 #$I d0 #(
|
e0 #, fa #0 g #4 g #8 0lG ma # na # bd oa # pa # fd qA # rG #*
|
e0 #, fa #0 g #4 g #8 0lG ma # na # bd oa # pa # fd qA # rG #*
|
s0 #( s0 # s0 # t #$ t #( t #, Hyu
~ za # A {a #
|
s0 #( s0 # s0 # t #$ t #( t #, Hyu
~ za # A {a #
|
|a #r }a # c ~a #i a #t a # a # a # a #$ a #( a #, a #0 a #4 a #8h a #< a #@ a #D u
#H a
7 $ 7 x 9A # L < # dma ?0 #( @0 # - A0 #C D #/ Ga # Ja # < M #$ M #(b NA #,> OA #0 P #4 S #8 UA #< VA #@ ifr We #D7
|
|a #r }a # c ~a #i a #t a # a # a # a #$ a #( a #, a #0 a #4 a #8h a #< a #@ a #D u
#H a
7 $ 7 x 9A # L < # dma ?0 #( @0 # - A0 #C D #/ Ga # Ja # < M #$ M #(b NA #,> OA #0 P #4 S #8 UA #< VA #@ ifr We #D7
|
X3 #dQ X3 # tx h
|
X3 #dQ X3 # tx h
|
# rx u # M #l # # # Z % !7 " ` L #eth _L $8 _
" y #eth L $, a " W #eth VL %&? &3 '\
(val e (dat )eth L ' % , ( (val #e (dat $ )eth &L ' J . X l (val He (dat I )eth KL ' ^0 > (val \e (dat ] )eth _L ' @ N (val e (dat )eth L * BP +sec CZ
|
# rx u # M #l # # # Z % !7 " ` L #eth _L $8 _
" y #eth L $, a " W #eth VL %&? &3 '\
(val e (dat )eth L ' % , ( (val #e (dat $ )eth &L ' J . X l (val He (dat I )eth KL ' ^0 > (val \e (dat ] )eth _L ' @ N (val e (dat )eth L * BP +sec CZ
|
'z t b (val e (dat )eth L '
|
'z t b (val e (dat )eth L '
|
z G (val xe (dat y )eth {L '^ 8 4 s (val 6e (dat 7 )eth 9L 'C
|
z G (val xe (dat y )eth {L '^ 8 4 s (val 6e (dat 7 )eth 9L 'C
|
@ 0 ,val e ,dat )eth L ' X v ,val e A ,dat U )eth L ' ` ,val e ,dat )eth L '| ,dat - )eth !L -ops " ' c 7 (dat )eth L . 2 1
|
@ 0 ,val e ,dat )eth L ' X v ,val e A ,dat U )eth L ' ` ,val e ,dat )eth L '| ,dat - )eth !L -ops " ' c 7 (dat )eth L . 2 1
|
/C 1 ,dat 1 )eth 3L ' @
|
/C 1 ,dat 1 )eth 3L ' @
|
F ,dat + )eth L ' P a r (id a 0 a ,dat 15 a )eth L 2 ; 1 r 15 w 2 a 1 r 15 w 3 N h H 4 `
|
F ,dat + )eth L ' P a r (id a 0 a ,dat 15 a )eth L 2 ; 1 r 15 w 2 a 1 r 15 w 3 N h H 4 `
|
' v
/C u /, u x ,dat u * )eth wL 5R
&l &` 3 I v ' w ,dat )eth L 1 A 6 6 a 5 2- Q 1 r 15 w 2 1 r 15 w 2 0 1 <r 15 <w 2 1 r 15 w 2H s $ 1 8r 15 8w 2| J 1 :r 15 :w 2 p 1 Hr 15 Hw 2 1 Dr 15 Dw 2 8 1 Fr 15 Fw 2` 1 r 15 w 3 4 .O j S ,eth iL ,buf i /8 i% 6 k
|
' v
/C u /, u x ,dat u * )eth wL 5R
&l &` 3 I v ' w ,dat )eth L 1 A 6 6 a 5 2- Q 1 r 15 w 2 1 r 15 w 2 0 1 <r 15 <w 2 1 r 15 w 2H s $ 1 8r 15 8w 2| J 1 :r 15 :w 2 p 1 Hr 15 Hw 2 1 Dr 15 Dw 2 8 1 Fr 15 Fw 2` 1 r 15 w 3 4 .O j S ,eth iL ,buf i /8 i% 6 k
|
2^ d v 1 or 15 ow 2{ 1 vr 15 vw 2 1 {r 15 {w 3 * 't s =
|
2^ d v 1 or 15 ow 2{ 1 vr 15 vw 2 1 {r 15 {w 3 * 't s =
|
,dat r i
|
,dat r i
|
+eth tL
|
+eth tL
|
6 u
|
6 u
|
6 va 3 2C j R 1 r 15 w 5y & 7% Z&? &3 2 1 r 15 w 2 H 1 r 15 w 2H 1 |r 15 |w 2 1 r 15 w 2 9 E 1 r 15 w 2N T k 1 r 15 w 8 1 r 15 w 2 1 0r 15 0w 2 1 Ir 15 Iw 2 1 r 15 w 2 % 1 r 15 w 2 K 1 r 15 w 27 ` q 1 r 15 w 3 / .
|
6 va 3 2C j R 1 r 15 w 5y & 7% Z&? &3 2 1 r 15 w 2 H 1 r 15 w 2H 1 |r 15 |w 2 1 r 15 w 2 9 E 1 r 15 w 2N T k 1 r 15 w 8 1 r 15 w 2 1 0r 15 0w 2 1 Ir 15 Iw 2 1 r 15 w 2 % 1 r 15 w 2 K 1 r 15 w 27 ` q 1 r 15 w 3 / .
|
r )new L 2 ! 1 % 1 2$ D 1 % 1 9G k 1 % 1 S * 7 > > S I 7 9 : c ; ] ;L ] ; ] ; S < =
|
r )new L 2 ! 1 % 1 2$ D 1 % 1 9G k 1 % 1 S * 7 > > S I 7 9 : c ; ] ;L ] ; ] ; S < =
|
n t
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include /usr/include/sys /usr/include/net ../../cpu/or1k ../../cpu/common ../.. ../../support eth.c stddef.h types.h stdint.h types.h select.h stdio.h libio.h sockaddr.h socket.h if.h arch.h abstract.h sim-config.h debug.h
|
n t
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include /usr/include/sys /usr/include/net ../../cpu/or1k ../../cpu/common ../.. ../../support eth.c stddef.h types.h stdint.h types.h select.h stdio.h libio.h sockaddr.h socket.h if.h arch.h abstract.h sim-config.h debug.h
|
|
|
? X? J?J <J> J0"0$$$$$$$$$$~f?*hdXf?*hXf?*hX
|
? X? J?J <J> J0"0$$$$$$$$$$~f?*hdXf?*hXf?*hX
|
vw*P<vw*X<vw* < ؑmyJAuuz.=A!!l {
|
vw*P<vw*X<vw* < ؑmyJAuuz.=A!!l {
|
<J?1XI-(1~8uu& cyz./i91+i4 *(0l
tq2v?9
|
<J?1XI-(1~8uu& cyz./i91+i4 *(0l
tq2v?9
|
.v.
|
.v.
|
<[smytV
|
<[smytV
|
a۔
|
a۔
|
) Jut +50+5y( HtcP///1oJyt8(}+$~:"uvv9whپ~3%:0k f fgid.Z;8~H=~J9*Q>#8~00%u#fibi7o,bgg-b)"/,0lvguuuuuu##'+wmt* ethernet enabled baseaddr dma irq rtx_type rx_channel tx_channel rxfile txfile sockif vapi_id
|
) Jut +50+5y( HtcP///1oJyt8(}+$~:"uvv9whپ~3%:0k f fgid.Z;8~H=~J9*Q>#8~00%u#fibi7o,bgg-b)"/,0lvguuuuuu##'+wmt* ethernet enabled baseaddr dma irq rtx_type rx_channel tx_channel rxfile txfile sockif vapi_id
|
Ethernet MAC at 0x%08x:
|
Ethernet MAC at 0x%08x:
|
MODER : 0x%08lX
|
MODER : 0x%08lX
|
INT_SOURCE : 0x%08lX
|
INT_SOURCE : 0x%08lX
|
INT_MASK : 0x%08lX
|
INT_MASK : 0x%08lX
|
IPGT : 0x%08lX
|
IPGT : 0x%08lX
|
IPGR1 : 0x%08lX
|
IPGR1 : 0x%08lX
|
IPGR2 : 0x%08lX
|
IPGR2 : 0x%08lX
|
PACKETLEN : 0x%08lX
|
PACKETLEN : 0x%08lX
|
COLLCONF : 0x%08lX
|
COLLCONF : 0x%08lX
|
TX_BD_NUM : 0x%08lX
|
TX_BD_NUM : 0x%08lX
|
CTRLMODER : 0x%08lX
|
CTRLMODER : 0x%08lX
|
MIIMODER : 0x%08lX
|
MIIMODER : 0x%08lX
|
MIICOMMAND : 0x%08lX
|
MIICOMMAND : 0x%08lX
|
MIIADDRESS : 0x%08lX
|
MIIADDRESS : 0x%08lX
|
MIITX_DATA : 0x%08lX
|
MIITX_DATA : 0x%08lX
|
MIIRX_DATA : 0x%08lX
|
MIIRX_DATA : 0x%08lX
|
MIISTATUS : 0x%08lX
|
MIISTATUS : 0x%08lX
|
HASH0 : 0x%08lX
|
HASH0 : 0x%08lX
|
HASH1 : 0x%08lX
|
HASH1 : 0x%08lX
|
ETH: id %08lx, data %08lx
|
ETH: id %08lx, data %08lx
|
eth_controller_rx_clock eth_controller_tx_clock TX - entering state READFIFO
|
eth_controller_rx_clock eth_controller_tx_clock TX - entering state READFIFO
|
TX - entering state TRANSMIT
|
TX - entering state TRANSMIT
|
ETH_INT_SOURCE = %0lx
|
ETH_INT_SOURCE = %0lx
|
TX - entering state WAIT4BD
|
TX - entering state WAIT4BD
|
send (%ld)bytes OK
|
send (%ld)bytes OK
|
send FAILED!
|
send FAILED!
|
Ethernet: No RX file
|
Ethernet: No RX file
|
Ethernet: read result = %d
|
Ethernet: read result = %d
|
Ethernet: Starting RX
|
Ethernet: Starting RX
|
RX - entering state RECV
|
RX - entering state RECV
|
RX - entering state IDLE
|
RX - entering state IDLE
|
RX - entering state WAIT4BD
|
RX - entering state WAIT4BD
|
Read %ld from %ld. Error!
|
Read %ld from %ld. Error!
|
No data read
|
No data read
|
recv() FAILED!
|
recv() FAILED!
|
Write %ld, left %ld - %08lXd
|
Write %ld, left %ld - %08lXd
|
Warning: External Ethernet DMA not currently supported: Tx channel ignored
|
Warning: External Ethernet DMA not currently supported: Tx channel ignored
|
Warning: External Ethernet DMA not currently supported: Rx channel ignored
|
Warning: External Ethernet DMA not currently supported: Rx channel ignored
|
Warning: External Ethernet DMA not currently supported
|
Warning: External Ethernet DMA not currently supported
|
Peripheral Ethernet: Run out of memory
|
Peripheral Ethernet: Run out of memory
|
MAC Address : %02X:%02X:%02X:%02X:%02X:%02X
|
MAC Address : %02X:%02X:%02X:%02X:%02X:%02X
|
eth_read32( 0x%08x ): Illegal address
|
eth_read32( 0x%08x ): Illegal address
|
Cannot open Ethernet RX file "%s"
|
Cannot open Ethernet RX file "%s"
|
Cannot open Ethernet TX file "%s"
|
Cannot open Ethernet TX file "%s"
|
Ethernet phy not enabled in this configuration. Configure with --enable-ethphy.
|
Ethernet phy not enabled in this configuration. Configure with --enable-ethphy.
|
ETH: VAPI ID %08lx is not ours!
|
ETH: VAPI ID %08lx is not ours!
|
eth_write32( 0x%08x ): Illegal address
|
eth_write32( 0x%08x ): Illegal address
|
TX - entering state WAIT4BD (%ld)
|
TX - entering state WAIT4BD (%ld)
|
Ethernet: Starting TX of %lu bytes (min. %u, max. %u)
|
Ethernet: Starting TX of %lu bytes (min. %u, max. %u)
|
Ethernet: Error seeking RX file
|
Ethernet: Error seeking RX file
|
RX - entering state WAIT4BD (%ld)
|
RX - entering state WAIT4BD (%ld)
|
eth_start_rx(): File does not have a packet ready for RX (len = %ld)
|
eth_start_rx(): File does not have a packet ready for RX (len = %ld)
|
eth_start_rx(): Packet too small
|
eth_start_rx(): Packet too small
|
RX - entering state WRITEFIFO
|
RX - entering state WRITEFIFO
|
Peripheral Eth: Run out of memory
|
Peripheral Eth: Run out of memory
|
eth_vapi_read eth_write32 eth_controller_tx_clock eth_controller_rx_clock eth_read_rx_file |
AB
AB
AB
0 AB
@ AB
P AB
B T AB
FN T AB
FN T AB
FN @ AB
FI AB
FI ` AB
FI AB
FI AB
C AB
D @
|
eth_vapi_read eth_write32 eth_controller_tx_clock eth_controller_rx_clock eth_read_rx_file |
AB
AB
AB
0 AB
@ AB
P AB
B T AB
FN T AB
FN T AB
FN @ AB
FI AB
FI ` AB
FI AB
FI AB
C AB
D @
|
AB
FI P AB
FN
AB
INI AB
FI # AB
IE AB
FI $ AB
B t t
u t t u ! t! # t# . u 0 1 t1 3 t3 > u @ A tA C tC N u P Q tQ S tS u V ! t! # t# t u t t u t t 4 u @ A tA C tC u @ g @ g g V u V t t X u V " u" X V ` a ta c tc u ` ` V u V t t u V u V t t u t t 1
|
AB
FI P AB
FN
AB
INI AB
FI # AB
IE AB
FI $ AB
B t t
u t t u ! t! # t# . u 0 1 t1 3 t3 > u @ A tA C tC N u P Q tQ S tS u V ! t! # t# t u t t u t t 4 u @ A tA C tC u @ g @ g g V u V t t X u V " u" X V ` a ta c tc u ` ` V u V t t u V u V t t u t t 1
|
u R u R u R u R u R ! u! . R. 0 u0 6 R6 8 u8 > R> @ u@ F RF H uH N RN S uS ^ R^ c uc n Rn s us ~ R~ u R u R u R u R u R u R u R u R
|
u R u R u R u R u R ! u! . R. 0 u0 6 R6 8 u8 > R> @ u@ F RF H uH N RN S uS ^ R^ c uc n Rn s us ~ R~ u R u R u R u R u R u R u R u R
|
u
|
u
|
*
|
*
|
R Q u *
|
R Q u *
|
Q*
|
Q*
|
1
|
1
|
u @
|
u @
|
A
|
A
|
tA
|
tA
|
C
|
C
|
tC
|
tC
|
F u @
|
F u @
|
h
|
h
|
h
|
h
|
V u F V P Q tQ S tS u P y y u u
t
t
u
(
(
C
RC
U
uU
R u R u : R? I uI R RR u
(
(
C
VC
U
u U
z
Vz
}
u }
V
V
u
V
V
V
V u
|
V u F V P Q tQ S tS u P y y u u
t
t
u
(
(
C
RC
U
uU
R u R u : R? I uI R RR u
(
(
C
VC
U
u U
z
Vz
}
u }
V
V
u
V
V
V
V u
|
V V
(
(
Q
WQ
U
uU
W
u W t t u < < V u V R up ] up` up + up upB 2 up up R ^ P] P t t u P N WR W R 1 VR k Vm V 3 3 C uC u 1 K Vk m V V t t u e We i ui W P P 2 > P> \ RI K P PC N R? \ P P P = P` e R 2 b V V{ V V V t t u # reg_ethernet_sec ] } hush write_dat32 fprof size_t sa_family tx_channel MSG_RST GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) __ssize_t ifmap int_val loadcycles maximum_length paramt_none _IO_save_end eth_skip_rx_file oraddr_t cycles MSG_PEEK storecycles _IO_write_base hash0 hash1 runtime eth_rxfile state _lock base_vapi_id ifru_addr ifru_newname int_source _IO_save_base MSG_CTRUNC reset_cycles ipgt _chain ssize_t __orsim_dbch___default _cur_column MSG_WAITALL writeprog8_dat result addr_val long int __retval readfunc8 send_word supercycles __caddr_t _IO_marker ifreq fmprof error ETH_VAPI_DATA rxfile mac_address eth_read_rx_file signed char uint8_t eth_controller_rx_clock _IO_FILE readfunc16 filename bAdvance __ORSIM_DBCL_FIXME unsigned char miicommand ifru_slave __FUNCTION__ ifru_netmask writeprog8 controlmoder reg_ethernet_sec value MSG_CMSG_CLOEXEC vapi MSG_EOR char MSG_OOB readfunc32 _IO_lock_t ifru_map eth_sec_end eth_status eth_txfile _IO_read_ptr time_point eth_rtx_type eth_vapi_id mdelay _pos stdin _markers eth_baseaddr mem_cycles __fd_mask bytes_sent longlong_val eth_device mac_int ifrn_name _offset add_crc wfds ifru_dstaddr ipgr1 ipgr2 fexe_log enabled writefunc16 MSG_SYN long unsigned int eth_write_tx_bd_num _flags2 txfile __ORSIM_DEBUG_CLASS _IO_read_base miimoder _unused2 eth_vapi_read __quad_t packet_length reset_instructions which ETH_VAPI_CTRL sec_start ifru_broadaddr _old_offset writefunc32 eth_tx_channel tx_bd_num lo_buff stalled long long int eth_write32 str_val writefunc8 __ORSIM_DBCL_WARN ifru_data ETH_NUM_VAPI_IDS double _IO_write_end param_t bd_index param_val rx_channel count rxfd addr _IO_buf_base config_param txfd unsigned int packetlen moder miiaddress cycle_duration eth_reset __pad1 __pad2 __pad3 __pad4 __pad5 _sbuf eth_read32 read_dat8 _flags offset _mode MSG_DONTWAIT rtx_type mem_start off_t miirx_data fds_bits __ORSIM_DBCL_TRACE next baseaddr MSG_PROXY FILE iprompt rx_buff writeprog32_dat minimum_length rtx_sock MSG_CONFIRM bytes_read MSG_NOSIGNAL long long unsigned int params sa_family_t waiting_for_dma writeprog32 nread uint16_t __off_t __dbch __ORSIM_DBCL_ERR __dbcl MSG_TRYHARD paramt_word sa_data eth_enabled miistatus MSG_FIN ifru_ivalue end_cycles miitx_data eth_rx_next_packet sockaddr bd_ram read_dat16 _IO_backup_base _shortbuf delayr delayw crc_value regs tx_buff _next __off64_t ext_int ifru_flags init paramt_int vapi_file server_port _IO_buf_end eth_dma ifru_hwaddr mem_end name eth_controller_tx_clock port read_dat32 stderr collconf short int instructions bytes_left config_section _vtable_offset ../../peripheral/eth.c eth_rx_channel MSG_ERRQUEUE working fout rfds fd_set eth_sockif paramt_longlong _IO_read_end mem_ops /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral crc_dly __orsim_dbch_eth int_mask hazardwait ifr_ifrn eth_sec_start ifr_ifru uint32_t MSG_TRUNC _fileno MSG_DONTROUTE ifru_mtu short unsigned int stdout paramt_addr base_addr write_dat8 _IO_write_ptr write_dat16 loopback_offset iprompt_run read_word bd_addr sec_end nwritten eth_irq __len MSG_MORE data paramt_str sockif GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 @ % + 0
|
V V
(
(
Q
WQ
U
uU
W
u W t t u < < V u V R up ] up` up + up upB 2 up up R ^ P] P t t u P N WR W R 1 VR k Vm V 3 3 C uC u 1 K Vk m V V t t u e We i ui W P P 2 > P> \ RI K P PC N R? \ P P P = P` e R 2 b V V{ V V V t t u # reg_ethernet_sec ] } hush write_dat32 fprof size_t sa_family tx_channel MSG_RST GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) __ssize_t ifmap int_val loadcycles maximum_length paramt_none _IO_save_end eth_skip_rx_file oraddr_t cycles MSG_PEEK storecycles _IO_write_base hash0 hash1 runtime eth_rxfile state _lock base_vapi_id ifru_addr ifru_newname int_source _IO_save_base MSG_CTRUNC reset_cycles ipgt _chain ssize_t __orsim_dbch___default _cur_column MSG_WAITALL writeprog8_dat result addr_val long int __retval readfunc8 send_word supercycles __caddr_t _IO_marker ifreq fmprof error ETH_VAPI_DATA rxfile mac_address eth_read_rx_file signed char uint8_t eth_controller_rx_clock _IO_FILE readfunc16 filename bAdvance __ORSIM_DBCL_FIXME unsigned char miicommand ifru_slave __FUNCTION__ ifru_netmask writeprog8 controlmoder reg_ethernet_sec value MSG_CMSG_CLOEXEC vapi MSG_EOR char MSG_OOB readfunc32 _IO_lock_t ifru_map eth_sec_end eth_status eth_txfile _IO_read_ptr time_point eth_rtx_type eth_vapi_id mdelay _pos stdin _markers eth_baseaddr mem_cycles __fd_mask bytes_sent longlong_val eth_device mac_int ifrn_name _offset add_crc wfds ifru_dstaddr ipgr1 ipgr2 fexe_log enabled writefunc16 MSG_SYN long unsigned int eth_write_tx_bd_num _flags2 txfile __ORSIM_DEBUG_CLASS _IO_read_base miimoder _unused2 eth_vapi_read __quad_t packet_length reset_instructions which ETH_VAPI_CTRL sec_start ifru_broadaddr _old_offset writefunc32 eth_tx_channel tx_bd_num lo_buff stalled long long int eth_write32 str_val writefunc8 __ORSIM_DBCL_WARN ifru_data ETH_NUM_VAPI_IDS double _IO_write_end param_t bd_index param_val rx_channel count rxfd addr _IO_buf_base config_param txfd unsigned int packetlen moder miiaddress cycle_duration eth_reset __pad1 __pad2 __pad3 __pad4 __pad5 _sbuf eth_read32 read_dat8 _flags offset _mode MSG_DONTWAIT rtx_type mem_start off_t miirx_data fds_bits __ORSIM_DBCL_TRACE next baseaddr MSG_PROXY FILE iprompt rx_buff writeprog32_dat minimum_length rtx_sock MSG_CONFIRM bytes_read MSG_NOSIGNAL long long unsigned int params sa_family_t waiting_for_dma writeprog32 nread uint16_t __off_t __dbch __ORSIM_DBCL_ERR __dbcl MSG_TRYHARD paramt_word sa_data eth_enabled miistatus MSG_FIN ifru_ivalue end_cycles miitx_data eth_rx_next_packet sockaddr bd_ram read_dat16 _IO_backup_base _shortbuf delayr delayw crc_value regs tx_buff _next __off64_t ext_int ifru_flags init paramt_int vapi_file server_port _IO_buf_end eth_dma ifru_hwaddr mem_end name eth_controller_tx_clock port read_dat32 stderr collconf short int instructions bytes_left config_section _vtable_offset ../../peripheral/eth.c eth_rx_channel MSG_ERRQUEUE working fout rfds fd_set eth_sockif paramt_longlong _IO_read_end mem_ops /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral crc_dly __orsim_dbch_eth int_mask hazardwait ifr_ifrn eth_sec_start ifr_ifru uint32_t MSG_TRUNC _fileno MSG_DONTROUTE ifru_mtu short unsigned int stdout paramt_addr base_addr write_dat8 _IO_write_ptr write_dat16 loopback_offset iprompt_run read_word bd_addr sec_end nwritten eth_irq __len MSG_MORE data paramt_str sockif GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 @ % + 0
|
B " > R > r N 0 ^ 2 &D m 2 H K | 8
pN ` Q \ ' h \ p ] 0 ] i - Ai
|
B " > R > r N 0 ^ 2 &D m 2 H K | 8
pN ` Q \ ' h \ p ] 0 ] i - Ai
|
Ei Ei ! o { ~
( 0 5 @ A M $ [ T c T r T ` @
@
|
Ei Ei ! o { ~
( 0 5 @ A M $ [ T c T r T ` @
@
|
P h
v
0
B # S
e
w | " + 6 A H O V L ^ x 8 P h ! ' - 3 9 ? E ( K Q P W t ] ( c i o C u [ { 8 s \ O i 8 $ H h $ ) . 3 8 x = h B X G H L @ Q 8 V 0 [ ( ` e j o t y (
~ x h X H 8 (
x
p
h
P * 9 J Q X ] f k x . ? D Q V _ p w eth.c eth_enabled eth_baseaddr eth_irq eth_rtx_type eth_vapi_id eth_sec_end eth_sec_start eth_dma eth_rx_channel eth_tx_channel eth_rxfile eth_txfile eth_sockif eth_read32 eth_write32 eth_status eth_reset eth_vapi_read __FUNCTION__.5888 __FUNCTION__.5820 eth_controller_rx_clock eth_controller_tx_clock __FUNCTION__.5406 eth_read_rx_file __FUNCTION__.5684 __FUNCTION__.5519 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC19 .LC20 .LC21 .LC22 .LC23 .LC24 .LC25 .LC26 .LC27 .LC28 .LC29 .LC30 .LC31 .LC32 .LC33 .LC34 .LC35 .LC36 .LC39 .LC37 .LC38 .LC40 .LC41 .LC44 .LC42 .LC43 .LC48 .LC45 .LC51 .LC47 .LC49 .LC50 .LC52 .LC46 .LC53 .LC54 .LC55 .LC58 .LC62 .LC59 .LC56 .LC67 .LC60 .LC65 .LC57 .LC63 .LC61 .LC64 .LC66 .LC68 .L45 .L44 .L46 .L47 .L48 .L49 .L50 .L51 .L52 .L53 .L54 .L55 .L56 .L57 .L58 .L59 .L60 .L61 .L62 .L63 .L64 .L95 .L94 .L96 .L97 .L98 .L99 .L100 .L101 .L102 .L103 .L104 .L105 .L106 .L107 .L108 .L109 .L110 .L111 .L112 .L113 .L114 reg_ethernet_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param stderr fwrite free __strdup exit reg_mem_area reg_sim_stat reg_sim_reset runtime fprintf close open lseek vapi_install_multi_handler __orsim_dbch_eth orsim_dbg_log clear_interrupt sched_find_remove sched_add write eval_direct32 report_interrupt read set_direct32 recv sim_done __errno_location malloc memset V \
|
P h
v
0
B # S
e
w | " + 6 A H O V L ^ x 8 P h ! ' - 3 9 ? E ( K Q P W t ] ( c i o C u [ { 8 s \ O i 8 $ H h $ ) . 3 8 x = h B X G H L @ Q 8 V 0 [ ( ` e j o t y (
~ x h X H 8 (
x
p
h
P * 9 J Q X ] f k x . ? D Q V _ p w eth.c eth_enabled eth_baseaddr eth_irq eth_rtx_type eth_vapi_id eth_sec_end eth_sec_start eth_dma eth_rx_channel eth_tx_channel eth_rxfile eth_txfile eth_sockif eth_read32 eth_write32 eth_status eth_reset eth_vapi_read __FUNCTION__.5888 __FUNCTION__.5820 eth_controller_rx_clock eth_controller_tx_clock __FUNCTION__.5406 eth_read_rx_file __FUNCTION__.5684 __FUNCTION__.5519 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC19 .LC20 .LC21 .LC22 .LC23 .LC24 .LC25 .LC26 .LC27 .LC28 .LC29 .LC30 .LC31 .LC32 .LC33 .LC34 .LC35 .LC36 .LC39 .LC37 .LC38 .LC40 .LC41 .LC44 .LC42 .LC43 .LC48 .LC45 .LC51 .LC47 .LC49 .LC50 .LC52 .LC46 .LC53 .LC54 .LC55 .LC58 .LC62 .LC59 .LC56 .LC67 .LC60 .LC65 .LC57 .LC63 .LC61 .LC64 .LC66 .LC68 .L45 .L44 .L46 .L47 .L48 .L49 .L50 .L51 .L52 .L53 .L54 .L55 .L56 .L57 .L58 .L59 .L60 .L61 .L62 .L63 .L64 .L95 .L94 .L96 .L97 .L98 .L99 .L100 .L101 .L102 .L103 .L104 .L105 .L106 .L107 .L108 .L109 .L110 .L111 .L112 .L113 .L114 reg_ethernet_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param stderr fwrite free __strdup exit reg_mem_area reg_sim_stat reg_sim_reset runtime fprintf close open lseek vapi_install_multi_handler __orsim_dbch_eth orsim_dbg_log clear_interrupt sched_find_remove sched_add write eval_direct32 report_interrupt read set_direct32 recv sim_done __errno_location malloc memset V \
|
e o y - . / 0 1 # 2 7 = G 3 [ a k 4 5 6 7 8 * 0
|
e o y - . / 0 1 # 2 7 = G 3 [ a k 4 5 6 7 8 * 0
|
< X 9 `
|
< X 9 `
|
:
|
:
|
; V \
|
; V \
|
k z <
|
k z <
|
|
|
$ @ < H T v |
|
$ @ < H T v |
|
<
|
<
|
' 0 f l x ~
|
' 0 f l x ~
|
= > $ 4 ? C S @ b r A B C D E
F , G ; K H Z j I y J K L M + N : J O Y i P x
|
= > $ 4 ? C S @ b r A B C D E
F , G ; K H Z j I y J K L M + N : J O Y i P x
|
|
|
|
|
Q
|
Q
|
&
|
&
|
S
|
S
|
Y
|
Y
|
|
|
~
|
~
|
|
|
|
|
|
|
|
|
R S ) T 3 = Z `
|
R S ) T 3 = Z `
|
i U V
|
i U V
|
[
W ' 6 b l x X Y # )
|
[
W ' 6 b l x X Y # )
|
Z Y d x $ / Z 9 M { [ \ " J ] N ^ X o ~ _ ` ^ _ ) Q a
|
Z Y d x $ / Z 9 M { [ \ " J ] N ^ X o ~ _ ` ^ _ ) Q a
|
" ( Z ` b r } c d
|
" ( Z ` b r } c d
|
: X D X v H e R f f B g ( < _ h i r i " j , 5 : J P k c w ^ g l 9 ` m n 9 o C W a p p
|
: X D X v H e R f f B g ( < _ h i r i " j , 5 : J P k c w ^ g l 9 ` m n 9 o C W a p p
|
, O q * * * ! & * 3 * = * V * ] * d * k * r * y * * * * * * * * * * * * * * * 4 * O * Z * f * u * * * * * * * * * * * * ) * 8 * G * V * e * t * * * * * * * * * *
|
, O q * * * ! & * 3 * = * V * ] * d * k * r * y * * * * * * * * * * * * * * * 4 * O * Z * f * u * * * * * * * * * * * * ) * 8 * G * V * e * t * * * * * * * * * *
|
* * ! * - * ; * I * * * * * * * * * * * * * * * * * # * * * 1 * 9 * A * I * T * ` * n * | * * * * * * *
* * # * . * 9 * D * O * Z * f * r * * * * * * * * * *
|
* * ! * - * ; * I * * * * * * * * * * * * * * * * * # * * * 1 * 9 * A * I * T * ` * n * | * * * * * * *
* * # * . * 9 * D * O * Z * f * r * * * * * * * * * *
|
* * & * 4 * B * P * ^ * l * z * * * * t * * * * * * * * * * * * * * * 8 * F * T * e * r * * * * * * * * * * ! * I * f * r * } * * * * * * * * * * * * * *
|
* * & * 4 * B * P * ^ * l * z * * * * t * * * * * * * * * * * * * * * 8 * F * T * e * r * * * * * * * * * * ! * I * f * r * } * * * * * * * * * * * * * *
|
* "
|
* "
|
* O
|
* O
|
* a
|
* a
|
* m
|
* m
|
* s
|
* s
|
* y
|
* y
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
*
|
* * * " * 1 * @ * O * ^ * m * | * * * * * * * * * ) * 8 * X * g * v * * * * * * * * * *
*
* *
* 9
* H
* W
* f
*
*
*
*
*
*
*
*
* * * , * ; * J * Y * h * w * * * * * * * & * @ * S * m * z * * & * & ) * 1 5 9 & m * u y } & * & * & & * ' + / & c * k o s & * & * & & & 1 * 9 = A & U & e & w * & & & * & & * & 8 * D H L & U * ` & p & * & & * & * & * # * / * < @ I * U * b * m x * * & * & * & & * * & * & ; * G * R & W * b & g k t * * * * * * * * * * % ) 2 * > * K O X * d * q u ~ * * * * * * * * & & , & 1 * < & A * L & Q U ^ * j * w { * * * * * * & & &
* & * ( & - 1 : * F * W [ p t * * * * * * * * $ - * 9 * F J S * _ * l ) u * * * * * * * *
* * & * 3 * ? * L P Y * e * r * } * & * * * * *
* T * _ i * v * * * * r s s s t s s s u $ s ( s , s 0 v 4 s 8 s < s @ w D s H s L s P x T s X s \ s ` y d s h s l s p z t s x s | s { s s s | s s s } s s s ~ s s s s s s s s s s s s s s s s s s s s s $ s ( s , s 0 4 8 < @ D H L P T X \ ` d h l p t x | $ ( , 0 4 8 < @ D H L P T X \ ` d % 0 % 4 H % L ` % d x % | % % % % % 0 % 4 P % T p % t % % % % % 0 % 4 P % T p % t % crc32.o/ 1223831539 500 500 100664 5004 `
|
* * * " * 1 * @ * O * ^ * m * | * * * * * * * * * ) * 8 * X * g * v * * * * * * * * * *
*
* *
* 9
* H
* W
* f
*
*
*
*
*
*
*
*
* * * , * ; * J * Y * h * w * * * * * * * & * @ * S * m * z * * & * & ) * 1 5 9 & m * u y } & * & * & & * ' + / & c * k o s & * & * & & & 1 * 9 = A & U & e & w * & & & * & & * & 8 * D H L & U * ` & p & * & & * & * & * # * / * < @ I * U * b * m x * * & * & * & & * * & * & ; * G * R & W * b & g k t * * * * * * * * * * % ) 2 * > * K O X * d * q u ~ * * * * * * * * & & , & 1 * < & A * L & Q U ^ * j * w { * * * * * * & & &
* & * ( & - 1 : * F * W [ p t * * * * * * * * $ - * 9 * F J S * _ * l ) u * * * * * * * *
* * & * 3 * ? * L P Y * e * r * } * & * * * * *
* T * _ i * v * * * * r s s s t s s s u $ s ( s , s 0 v 4 s 8 s < s @ w D s H s L s P x T s X s \ s ` y d s h s l s p z t s x s | s { s s s | s s s } s s s ~ s s s s s s s s s s s s s s s s s s s s s $ s ( s , s 0 4 8 < @ D H L P T X \ ` d h l p t x | $ ( , 0 4 8 < @ D H L P T X \ ` d % 0 % 4 H % L ` % d x % | % % % % % 0 % 4 P % T p % t % % % % % 0 % 4 P % T p % t % crc32.o/ 1223831539 500 500 100664 5004 `
|
ELF 4 ( UE ]fUWVuS t+U1ɋ} 2 1ЋU9Ήu[^_]Ð& UE]Í U(] uu4$E 4$D$ED$4$E]u] % .? : ; ' @ : ; I
|
ELF 4 ( UE ]fUWVuS t+U1ɋ} 2 1ЋU9Ήu[^_]Ð& UE]Í U(] uu4$E 4$D$ED$4$E]u] % .? : ; ' @ : ; I
|
I $ > : ; I : ; I
|
I $ > : ; I : ; I
|
: ; I 4 : ; I
|
: ; I 4 : ; I
|
& & I .? : ; ' I@
4 : ; I
|
& & I .? : ; ' I@
4 : ; I
|
I ! I/ $ > 4 : ; I
|
I ! I/ $ > 4 : ; I
|
_ n U + 4 M 3M S D 9 X , 8M X buf 8 len 8 p :
|
_ n U + 4 M 3M S D 9 X , 8M X buf 8 len 8 p :
|
6 A` j @M )S p 9 buf ( len (
crc *S ut S I I ] 9 \ /
../../peripheral crc32.c 3=M?/-0<=/fiY
|
6 A` j @M )S p 9 buf ( len (
crc *S ut S I I ] 9 \ /
../../peripheral crc32.c 3=M?/-0<=/fiY
|
0w,aQ mjp5c飕d2y җ+L |~- d jHqA}mQDžӃVlkdzbeO\lcc=
n;^iLA`rqg
|
0w,aQ mjp5c飕d2y җ+L |~- d jHqA}mQDžӃVlkdzbeO\lcc=
n;^iLA`rqg
|
5lBɻ@l2u\E
Y=ѫ0&: QQaп!#ijV(_ $ |o/LhX a=-fAvq Ҙ*q 俟3Ըx4
j-=mld\cQkkbal 0eN bl{WٰeP긾| bI-|ӌeLXaMQ:t 0AJו=mѤjiCn4Fgи`s-D 3_L
|
5lBɻ@l2u\E
Y=ѫ0&: QQaп!#ijV(_ $ |o/LhX a=-fAvq Ҙ*q 俟3Ըx4
j-=mld\cQkkbal 0eN bl{WٰeP긾| bI-|ӌeLXaMQ:t 0AJו=mѤjiCn4Fgи`s-D 3_L
|
|
jm
Zjz '
|
|
jm
Zjz '
|
}Dңh i]Wbgeq6lknv+ӉZzJgo߹ﾎCՎ`~ѡ8ROggW?K6H+
L
|
}Dңh i]Wbgeq6lknv+ӉZzJgo߹ﾎCՎ`~ѡ8ROggW?K6H+
L
|
J6`zA`Ugn1yiFafo%6hRw G "/&U;( Z+j\1е, [d&c윣ju
|
J6`zA`Ugn1yiFafo%6hRw G "/&U;( Z+j\1е, [d&c윣ju
|
m ?6grW Jz+{8 Ғ
|! ӆBhn [&wowGZpj;f\ eibkaElx
|
m ?6grW Jz+{8 Ғ
|! ӆBhn [&wowGZpj;f\ eibkaElx
|
TN³9a&g`MGiIwn>JjѮZf @;7SŞϲG0 º0S$6к)WTg#.zfJah]+o*7 Z- | AB
H AB
BD `
|
TN³9a&g`MGiIwn>JjѮZf @;7SŞϲG0 º0S$6к)WTg#.zfJah]+o*7 Z- | AB
H AB
BD `
|
AB
p M AB
FN t t u t t X u / / S uS X ( ( U VU X u ` a ta c tc j u p q tq s ts u L c % crc32_init Z crc32_feed_bytes crc32_close crc32 crc32_close unsigned int long unsigned int crc32_init unsigned char crc32_feed_bytes ../../peripheral/crc32.c GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) value crc32 crc32_table /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 @ @ % + 0 B c > $ R I ` N , ^ j f 4 @ w D K P t | 0
|
AB
p M AB
FN t t u t t X u / / S uS X ( ( U VU X u ` a ta c tc j u p q tq s ts u L c % crc32_init Z crc32_feed_bytes crc32_close crc32 crc32_close unsigned int long unsigned int crc32_init unsigned char crc32_feed_bytes ../../peripheral/crc32.c GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) value crc32 crc32_table /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 @ @ % + 0 B c > $ R I ` N , ^ j f 4 @ w D K P t | 0
|
-
|
-
|
|
|
|
|
t p H 1 H ^ `
|
t p H 1 H ^ `
|
j p M crc32.c crc32_table crc32_init crc32_feed_bytes __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ crc32_close crc32
|
j p M crc32.c crc32_table crc32_init crc32_feed_bytes __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ crc32_close crc32
|
D z
|
D z
|
! ' . 2 6 ? V \ c g k t ~ M Y <
|
! ' . 2 6 ? V \ c g k t ~ M Y <
|
0
|
0
|
4 P
|
4 P
|
T h
|
T h
|
l gpio.o/ 1223831539 500 500 100664 21384 `
|
l gpio.o/ 1223831539 500 500 100664 21384 `
|
ELF 4 4 ( UE v
|
ELF 4 4 ( UE v
|
1]Í t& U ]B BÐt& U ]B ËU ]B ËU ]B$ËU ]B(ËU ]B,ËU ]B0ËU ]B4Ð& UUEP]fUUEP]fUUEP]fUUE]Ív UWVS D$ D$ $ D$ Ǎ D$ D$<$ D$ D$<$D$ D$ D$<$D$ t$ D$<$D$ t$ <$D$ D$ [^_]fUxuu]} U1 E T$ EE E D$ D$ Fuԉu$ $t$p t$$]u}]Ðt& 4$䍶 U}}]u G D$ D$F $GD$ D$F $G D$ D$F $G D$ D$F $G$D$ D$F $G(D$ D$F $G,D$ D$F $G0D$ D$F $G4D$ D$F $]u}]Í Uuu] VtVu0 D$ t$D$ $]u]f t$ D$D$ $밐& UWVS HD !G $ > $ > I & I : ;
|
1]Í t& U ]B BÐt& U ]B ËU ]B ËU ]B$ËU ]B(ËU ]B,ËU ]B0ËU ]B4Ð& UUEP]fUUEP]fUUEP]fUUE]Ív UWVS D$ D$ $ D$ Ǎ D$ D$<$ D$ D$<$D$ D$ D$<$D$ t$ D$<$D$ t$ <$D$ D$ [^_]fUxuu]} U1 E T$ EE E D$ D$ Fuԉu$ $t$p t$$]u}]Ðt& 4$䍶 U}}]u G D$ D$F $GD$ D$F $G D$ D$F $G D$ D$F $G$D$ D$F $G(D$ D$F $G,D$ D$F $G0D$ D$F $G4D$ D$F $]u}]Í Uuu] VtVu0 D$ t$D$ $]u]f t$ D$D$ $밐& UWVS HD !G $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
: ;
: ; I : ; (
' I ' I < ' I : ; .: ;' : ;I 4 : ;I .: ; ' I@ : ; I : ; I
|
: ;
: ; I : ; (
' I ' I < ' I : ; .: ;' : ;I 4 : ;I .: ; ' I@ : ; I : ; I
|
!4 : ; I ".: ;' @ # : ;I
|
!4 : ; I ".: ;' @ # : ;I
|
$.? : ;' @ %4 : ;I & : ;I '4 : ;I
|
$.? : ;' @ %4 : ;I & : ;I '4 : ;I
|
(.: ; ' @ ) : ; I * : ;I + U ,4 : ;I - . /4 I4
|
(.: ; ' @ ) : ; I * : ;I + U ,4 : ;I - . /4 I4
|
0& I 14 : ; I 2 1UX Y 3 1 4 1 5 U 64 1 7.: ;' I@ 84 : ;I 94 : ; I :4 : ; I? < ;! A v 0 int N S - q & 8v S S 9 1Z 2: 40 1 -
|
0& I 14 : ; I 2 1UX Y 3 1 4 1 5 U 64 1 7.: ;' I@ 84 : ;I 94 : ; I :4 : ; I? < ;! A v 0 int N S - q & 8v S S 9 1Z 2: 40 1 -
|
A #
|
A #
|
' #
|
' #
|
#
|
#
|
#
|
#
|
b #
|
b #
|
A #
|
A #
|
#
|
#
|
f #
|
f #
|
b #
|
b #
|
#$
|
#$
|
l #(
|
l #(
|
#,
|
#,
|
$ " #0
|
$ " #0
|
$ #4
|
$ #4
|
&A #8
|
&A #8
|
- *A #<
|
- *A #<
|
, #@
|
, #@
|
G 0: #D
|
G 0: #D
|
f 1h #F
|
f 1h #F
|
3 2 #G
|
3 2 #G
|
6 #H
|
6 #H
|
| ? #L
|
| ? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
' J #\
|
' J #\
|
. K #`
|
. K #`
|
5 L% #d
|
5 L% #d
|
NA #h
|
NA #h
|
] P #l = V # ; # t A #
S 7
S 7 ' Y . T # R # = # # A # # A # A # v # v #( #0 a #8 A #< - A #@ A #D p v #H A #P n v # v # A # A # A A # ȡ A # 5 # A # # G #
A 7 ( sim # cpu #T M n #pcuc ԡ #| T E ڮ A v e N O # u # $ #dat # ,
|
] P #l = V # ; # t A #
S 7
S 7 ' Y . T # R # = # # A # # A # A # v # v #( #0 a #8 A #< - A #@ A #D p v #H A #P n v # v # A # A # A A # ȡ A # 5 # A # # G #
A 7 ( sim # cpu #T M n #pcuc ԡ #| T E ڮ A v e N O # u # $ #dat # ,
|
# # ( ; 5 6 L
|
# # ( ; 5 6 L
|
OR \
|
OR \
|
Rg #
|
Rg #
|
S #
|
S #
|
T #
|
T #
|
W # M
|
W # M
|
X # a
|
X # a
|
Y #
|
Y #
|
\ #
|
\ #
|
] #
|
] #
|
^ #
|
^ #
|
a #$ ?
|
a #$ ?
|
b #( H
|
b #( H
|
c #,
|
c #,
|
h #0 k
|
h #0 k
|
i #4
|
i #4
|
l #8
|
l #8
|
m #< ^
|
m #< ^
|
pA #@ K
|
pA #@ K
|
qA #Dlog
|
qA #Dlog
|
tH #H g R m H6 R < $l in ma # out na #oe oa # pa # n qa #aux ra # sa # ta # vA # Z `W8 YA # \ #irq _A # U b0 # ea # ha # w6 # w6 #< X % w $a $w &A (A x , dat ! w " w c
|
tH #H g R m H6 R < $l in ma # out na #oe oa # pa # n qa #aux ra # sa # ta # vA # Z `W8 YA # \ #irq _A # U b0 # ea # ha # w6 # w6 #< X % w $a $w &A (A x , dat ! w " w c
|
#val v #dat v xw " ~ J
|
#val v #dat v xw " ~ J
|
#val } #dat } w "
|
#val } #dat } w "
|
#val #dat w "
|
#val #dat w "
|
#val #dat w $
|
#val #dat w $
|
%sec ? "8 j R C &dat ~ w 'ops ; (} p v )dat ! w ( ( )dat 7 ! w " C0 m * Bw + 6 , \0 ]0 t ^0 , _0 - [ e e .P x \ [ X X . [ O O / H 0 "` u &dat 5 , w ` ( s
)id a 4 a )dat ! 0 1 w , . ]
![ ! . `
![ ! 28
3R 4F ` 58 6^ 6j / "y : ~
#dat 9 ;w (g { )dat Ȭ - ! w .s j ![ ϓ ! Ϙ / ) 7F Y 8new w
S 7
S 7
S 7 9l A :0 : :T :(
S 7 ; : A,
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../cpu/common gpio.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h debug.h abstract.h tk<n fpf<p <r <r <t <t <v
|
%sec ? "8 j R C &dat ~ w 'ops ; (} p v )dat ! w ( ( )dat 7 ! w " C0 m * Bw + 6 , \0 ]0 t ^0 , _0 - [ e e .P x \ [ X X . [ O O / H 0 "` u &dat 5 , w ` ( s
)id a 4 a )dat ! 0 1 w , . ]
![ ! . `
![ ! 28
3R 4F ` 58 6^ 6j / "y : ~
#dat 9 ;w (g { )dat Ȭ - ! w .s j ![ ϓ ! Ϙ / ) 7F Y 8new w
S 7
S 7
S 7 9l A :0 : :T :(
S 7 ; : A,
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../support ../../cpu/common gpio.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h debug.h abstract.h tk<n fpf<p <r <r <t <t <v
|
<v
|
<v
|
<x Dx Dz Bz B @ @>N>N>N>9X>aZ0$$Yؑ fwJAuwx.=C!!l }^wz$(:v19?0汄7ko3ZybjAB<f(xtq,<8gu$OJji@_@q(@v>ef <`. Nf/w9M.f8ltotrtut xtt,04u|z.gyuwrJ* gpio_device_clock gpio_vapi_read gpio_write32 gpio enabled baseaddr irq vapi_id base_vapi_id
|
<x Dx Dz Bz B @ @>N>N>N>9X>aZ0$$Yؑ fwJAuwx.=C!!l }^wz$(:v19?0汄7ko3ZybjAB<f(xtq,<8gu$OJji@_@q(@v>ef <`. Nf/w9M.f8ltotrtut xtt,04u|z.gyuwrJ* gpio_device_clock gpio_vapi_read gpio_write32 gpio enabled baseaddr irq vapi_id base_vapi_id
|
GPIO at 0x%08x:
|
GPIO at 0x%08x:
|
RGPIO_IN : 0x%08lX
|
RGPIO_IN : 0x%08lX
|
RGPIO_OUT : 0x%08lX
|
RGPIO_OUT : 0x%08lX
|
RGPIO_OE : 0x%08lX
|
RGPIO_OE : 0x%08lX
|
RGPIO_INTE : 0x%08lX
|
RGPIO_INTE : 0x%08lX
|
RGPIO_PTRIG : 0x%08lX
|
RGPIO_PTRIG : 0x%08lX
|
RGPIO_AUX : 0x%08lX
|
RGPIO_AUX : 0x%08lX
|
RGPIO_CTRL : 0x%08lX
|
RGPIO_CTRL : 0x%08lX
|
RGPIO_INTS : 0x%08lX
|
RGPIO_INTS : 0x%08lX
|
gpio_clock GPIO: New input 0x%08lx
|
gpio_clock GPIO: New input 0x%08lx
|
GPIO: Reporting interrupt %d
|
GPIO: Reporting interrupt %d
|
gpio_do_int GPIO: id %08lx, data %08lx
|
gpio_do_int GPIO: id %08lx, data %08lx
|
GPIO: New output 0x%08lx, RGPIO_OE = 0x%08lx
|
GPIO: New output 0x%08lx, RGPIO_OE = 0x%08lx
|
GPIO: Next input from VAPI = 0x%08lx (RGPIO_OE = 0x%08lx)
|
GPIO: Next input from VAPI = 0x%08lx (RGPIO_OE = 0x%08lx)
|
GPIO: Cannot write to RGPIO_IN
|
GPIO: Cannot write to RGPIO_IN
|
Peripheral gpio: Run out of memory
|
Peripheral gpio: Run out of memory
|
| x AB
AB
AB
AB
AB
AB
C AB
FI p 4 AB
FI x AB
FF 0 AB
AG U AB
FF ] AB
FQF & AB
D AB
D AB
FQ t t x u u ' P' x u t t u t t u t t u t t u t t u W t t j u T VT [ u[ j V p q tq s ts u p W u t t ( u V u ( V 0 1 t1 3 t3 u 0 K PK H WJ W Q Q Q G V V ! t! # t# u u @ @ q Vq u u B G P t t u up W u W u W u V V P V P} P t t u t t u * * 1 P1 u I I T u T B B ] u] t t u E
|
| x AB
AB
AB
AB
AB
AB
C AB
FI p 4 AB
FI x AB
FF 0 AB
AG U AB
FF ] AB
FQF & AB
D AB
D AB
FQ t t x u u ' P' x u t t u t t u t t u t t u t t u W t t j u T VT [ u[ j V p q tq s ts u p W u t t ( u V u ( V 0 1 t1 3 t3 u 0 K PK H WJ W Q Q Q G V V ! t! # t# u u @ @ q Vq u u B G P t t u up W u W u W u V V P V P} P t t u t t u * * 1 P1 u I I T u T B B ] u] t t u E
|
reg_gpio_sec x x GPIO_VAPI_RGPIO_CTRL external_clock sec_end params _shortbuf _IO_lock_t write_dat32 stderr __dbch _IO_buf_end ptrig cleared_bits mem_cycles gpio_baseaddr gpio_base_vapi_id _IO_write_end unsigned int next __orsim_dbch_gpio _flags __ORSIM_DBCL_FIXME writeprog32 paramt_none GPIO_VAPI_RGPIO_AUX _markers loadcycles gpio_sec_end str_val read_dat16 gpio_external_clock __orsim_dbch___default readfunc8 gpio_reset base_vapi_id iprompt_run uint32_t stdout gpio_irq reg_gpio_sec _IO_save_end GPIO_VAPI_RGPIO_INTE GPIO_VAPI_RGPIO_PTRIG readfunc16 fout mdelay long long unsigned int fexe_log gpio_sec_start gpio_number read_dat32 _IO_backup_base _offset ctrl int_val writefunc8 value time_point _fileno auxiliary_inputs gpio_vapi_read addr_val __dbcl negative_edge GPIO_VAPI_CLOCK paramt_longlong size_t _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 gpio_write32 _pos gpio_do_int hazardwait gpio_enabled which storecycles longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral gpio _mode filename _IO_marker _IO_read_ptr data uint8_t supercycles vapi fmprof oraddr_t _IO_write_base long long int paramt_int ints _IO_save_base param_t __FUNCTION__ changed_bits writeprog32_dat set_bits end_cycles __ORSIM_DEBUG_CLASS paramt_word __quad_t instructions __pad1 __pad2 __pad3 __pad4 __pad5 GPIO_NUM_VAPI_IDS paramt_addr gpio_device _vtable_offset sec_start use_external_clock fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t stalled ../../peripheral/gpio.c _IO_read_end enabled short int GPIO_VAPI_DATA curr long int config_param vapi_file write_dat16 delayw GPIO_VAPI_AUX gpio_clock writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val name relevant_bits mem_ops read_dat8 init _lock long unsigned int _old_offset _IO_FILE ext_int iprompt gpio_read32 GPIO_VAPI_RGPIO_OE unsigned char _sbuf _IO_write_ptr config_section delayr paramt_str reset_cycles gpio_status addr writefunc16 write_dat8 baseaddr server_port __off_t signed char short unsigned int writefunc32 inte double gpio_device_clock cycles _chain FILE writeprog8_dat _flags2 __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rel.rodata .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 7 4 Z 7 < ] P `C % + 0 B E > F p R 7 N hP
|
reg_gpio_sec x x GPIO_VAPI_RGPIO_CTRL external_clock sec_end params _shortbuf _IO_lock_t write_dat32 stderr __dbch _IO_buf_end ptrig cleared_bits mem_cycles gpio_baseaddr gpio_base_vapi_id _IO_write_end unsigned int next __orsim_dbch_gpio _flags __ORSIM_DBCL_FIXME writeprog32 paramt_none GPIO_VAPI_RGPIO_AUX _markers loadcycles gpio_sec_end str_val read_dat16 gpio_external_clock __orsim_dbch___default readfunc8 gpio_reset base_vapi_id iprompt_run uint32_t stdout gpio_irq reg_gpio_sec _IO_save_end GPIO_VAPI_RGPIO_INTE GPIO_VAPI_RGPIO_PTRIG readfunc16 fout mdelay long long unsigned int fexe_log gpio_sec_start gpio_number read_dat32 _IO_backup_base _offset ctrl int_val writefunc8 value time_point _fileno auxiliary_inputs gpio_vapi_read addr_val __dbcl negative_edge GPIO_VAPI_CLOCK paramt_longlong size_t _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 gpio_write32 _pos gpio_do_int hazardwait gpio_enabled which storecycles longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral gpio _mode filename _IO_marker _IO_read_ptr data uint8_t supercycles vapi fmprof oraddr_t _IO_write_base long long int paramt_int ints _IO_save_base param_t __FUNCTION__ changed_bits writeprog32_dat set_bits end_cycles __ORSIM_DEBUG_CLASS paramt_word __quad_t instructions __pad1 __pad2 __pad3 __pad4 __pad5 GPIO_NUM_VAPI_IDS paramt_addr gpio_device _vtable_offset sec_start use_external_clock fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t stalled ../../peripheral/gpio.c _IO_read_end enabled short int GPIO_VAPI_DATA curr long int config_param vapi_file write_dat16 delayw GPIO_VAPI_AUX gpio_clock writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val name relevant_bits mem_ops read_dat8 init _lock long unsigned int _old_offset _IO_FILE ext_int iprompt gpio_read32 GPIO_VAPI_RGPIO_OE unsigned char _sbuf _IO_write_ptr config_section delayr paramt_str reset_cycles gpio_status addr writefunc16 write_dat8 baseaddr server_port __off_t signed char short unsigned int writefunc32 inte double gpio_device_clock cycles _chain FILE writeprog8_dat _flags2 __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rel.rodata .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 7 4 Z 7 < ] P `C % + 0 B E > F p R 7 N hP
|
b 6 ^ pP j 2 2 k y 2 ! P" R $ ) # pS ) xS ) X 0 8* s 2 - 2
|
b 6 ^ pP j 2 2 k y 2 ! P" R $ ) # pS ) xS ) X 0 8* s 2 - 2
|
2 ' 2 2 > 9 Z 0@ 0
|
2 ' 2 2 > 9 Z 0@ 0
|
x " + =
J W f s x ~ p 4 U ] 0 & )
" / A Y % q * 0 6 < B H N C T Z ` % f 0 l O r l x ~ 0 @ H P X ` h p h x ` h ` 8 % 2 I X i v $ + gpio.c gpio_read32 gpio_baseaddr gpio_irq gpio_base_vapi_id gpio_enabled gpio_sec_end gpio_sec_start gpio_write32 gpio_reset gpio_status gpio_clock gpio_vapi_read gpio_device_clock gpio_do_int __FUNCTION__.3715 __FUNCTION__.3661 __FUNCTION__.3633 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC19 .LC17 .LC16 .LC18 .LC21 .LC20 .LC22 .LC23 .L3 .L2 .L4 .L5 .L6 .L7 .L8 .L9 .L10 .L57 .L58 .L59 .L60 .L61 .L62 .L63 .L64 .L73 .L83 .L74 .L75 .L76 .L77 .L78 .L79 .L80 __i686.get_pc_thunk.cx _GLOBAL_OFFSET_TABLE_ reg_gpio_sec __i686.get_pc_thunk.bx reg_config_sec reg_config_param reg_mem_area reg_sim_reset reg_sim_stat free runtime fprintf sched_add vapi_install_multi_handler __orsim_dbch_gpio orsim_dbg_log vapi_send report_interrupt clear_interrupt malloc stderr fwrite exit Z
|
x " + =
J W f s x ~ p 4 U ] 0 & )
" / A Y % q * 0 6 < B H N C T Z ` % f 0 l O r l x ~ 0 @ H P X ` h p h x ` h ` 8 % 2 I X i v $ + gpio.c gpio_read32 gpio_baseaddr gpio_irq gpio_base_vapi_id gpio_enabled gpio_sec_end gpio_sec_start gpio_write32 gpio_reset gpio_status gpio_clock gpio_vapi_read gpio_device_clock gpio_do_int __FUNCTION__.3715 __FUNCTION__.3661 __FUNCTION__.3633 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC19 .LC17 .LC16 .LC18 .LC21 .LC20 .LC22 .LC23 .L3 .L2 .L4 .L5 .L6 .L7 .L8 .L9 .L10 .L57 .L58 .L59 .L60 .L61 .L62 .L63 .L64 .L73 .L83 .L74 .L75 .L76 .L77 .L78 .L79 .L80 __i686.get_pc_thunk.cx _GLOBAL_OFFSET_TABLE_ reg_gpio_sec __i686.get_pc_thunk.bx reg_config_sec reg_config_param reg_mem_area reg_sim_reset reg_sim_stat free runtime fprintf sched_add vapi_install_multi_handler __orsim_dbch_gpio orsim_dbg_log vapi_send report_interrupt clear_interrupt malloc stderr fwrite exit Z
|
[ # ]
|
[ # ]
|
[ % ^ & _ $ . ' B _ H R ( f _ l ) _ * _ ]
|
[ % ^ & _ $ . ' B _ H R ( f _ l ) _ * _ ]
|
[ & ` , 8 a > J b d c ]
|
[ & ` , 8 a > J b d c ]
|
[ d + e , e - e . e / # e 0 0 ? e L 1 [ e h 2 w e 3 e ]
|
[ d + e , e - e . e / # e 0 0 ? e L 1 [ e h 2 w e 3 e ]
|
[ 4 f
|
[ 4 f
|
" g ? ] E
|
" g ? ] E
|
[ k h h h 5 f V 6 ` t i j 7 i 8 i 0 ] 6
|
[ k h h h 5 f V 6 ` t i j 7 i 8 i 0 ] 6
|
[ I 4 S g f ]
|
[ I 4 S g f ]
|
[ h h 9 h i 4 : > H h Q i ]
|
[ h h 9 h i 4 : > H h Q i ]
|
[ k ] !
|
[ k ] !
|
[ - P l j h u ; i
|
[ - P l j h u ; i
|
]
|
]
|
[ " m r n < o p ! ! ! ! & ! 3 ! = ! V ! ] ! d ! k ! r ! y ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ) ! 8 ! G ! V ! e ! t ! ! ! ! ! ! ! ! ! !
|
[ " m r n < o p ! ! ! ! & ! 3 ! = ! V ! ] ! d ! k ! r ! y ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ) ! 8 ! G ! V ! e ! t ! ! ! ! ! ! ! ! ! !
|
! ! ( ! 7 ! F ! U ! d ! s ! ! ! ! ! ! ! ! ! $ ! 2 ! @ ! N ! \ ! j ! x ! ! ! ! ! ! ! ! ! ! ! ! ( ! 6 ! D ! R ! ` ! w ! ! ! ! ! ! ! ! ( ! 3 ! > ! I ! U ! a ! g ! m ! s ! y ! ! ! ! ! ! ! ! ! ! # ! ) ! / ! 5 ! < ! H ! V ! d ! r ! ! ! ! ! ! ! ! ! ! ! ! ! ( ! 6 ! ! ! ! ! ! ! $ ! * ! 0 ! g ! u ! ! ! ! ! ! ! ! ! ! ! * ! 9 ! G ! S ! _ ! k ! ~ ! ! ! ! !
|
! ! ( ! 7 ! F ! U ! d ! s ! ! ! ! ! ! ! ! ! $ ! 2 ! @ ! N ! \ ! j ! x ! ! ! ! ! ! ! ! ! ! ! ! ( ! 6 ! D ! R ! ` ! w ! ! ! ! ! ! ! ! ( ! 3 ! > ! I ! U ! a ! g ! m ! s ! y ! ! ! ! ! ! ! ! ! ! # ! ) ! / ! 5 ! < ! H ! V ! d ! r ! ! ! ! ! ! ! ! ! ! ! ! ! ( ! 6 ! ! ! ! ! ! ! $ ! * ! 0 ! g ! u ! ! ! ! ! ! ! ! ! ! ! * ! 9 ! G ! S ! _ ! k ! ~ ! ! ! ! !
|
!
|
!
|
|
|
|
|
>
|
>
|
! K
|
! K
|
! S
|
! S
|
W
|
W
|
[
|
[
|
|
|
!
|
!
|
!
|
!
|
|
|
|
|
|
|
!
|
!
|
!
|
!
|
|
|
|
|
|
|
|
|
!
|
!
|
" ' ! D ! K O S f k ! w ! ~ ! ! ! ! ! ! ! ! ) ! 7 ; D ! P ! ] a j ! v ! ! ! ! ! !
!
! +
! 5
:
>
G
! R
! ^
b
k
! v
!
!
!
!
!
! ! ( 7 < ! G K T ! _ ! k ! v | ! ! h ! ! ! ! 8 ! ' = > > > ? > > > @ $ > ( > , > 0 A 4 > 8 > < > @ B D > H > L > P C T > X > \ > ` D d > h > l > p E t F x G | H I J K L M N O O O P O O O Q O O O R O O O S O O O T O O O U O O O V 0 4 H L ` d x | 0 4 P T t x vga.o/ 1223831540 500 500 100664 20516 `
|
" ' ! D ! K O S f k ! w ! ~ ! ! ! ! ! ! ! ! ) ! 7 ; D ! P ! ] a j ! v ! ! ! ! ! !
!
! +
! 5
:
>
G
! R
! ^
b
k
! v
!
!
!
!
!
! ! ( 7 < ! G K T ! _ ! k ! v | ! ! h ! ! ! ! 8 ! ' = > > > ? > > > @ $ > ( > , > 0 A 4 > 8 > < > @ B D > H > L > P C T > X > \ > ` D d > h > l > p E t F x G | H I J K L M N O O O P O O O Q O O O R O O O S O O O T O O O U O O O V 0 4 H L ` d x | 0 4 P T t x vga.o/ 1223831540 500 500 100664 20516 `
|
ELF l6 4 ( UUE]Ív UUE0 ]
UUE8 ]
UUE4 ]
UWVS 0 D$ D$ $ D$ Ǎ D$ D$<$ D$ D$<$D$ 0 D$ D$<$D$ P D$ D$<$D$ t$ D$<$D$ t$ <$D$ D$ [^_]Í& ' U(uu]}} < t$dž< <$< t
]u}]Ë D$ D$ D$ $$
Uxuu]} tuU1 E E T$ E D$ D$ uԉE0 u$ t$$]u}]Ë< $4$UVS $@ tv ǀ0 ǀ8 @H$ D$ D$T$ $ 4 t
vga_@out < [^]Ë D$" D$ D$ $$
U1S UDŽ0 D0 = u㍃ B B B B B( B$ B B B B, B D$ 4 T$D$ $[]fUWVS| EM PBAT$ < <$D$ D$EU@$R(EHtu8U D$ 4 T$D$ $| [^_]Ít& % z 8E8 fE fE E荃 E( UMfE fuE E E E E E fEBMD$<$D$ D$ D$ E܉$D$ D$( D$ E$ 1}t& UB,D D$ D$ <$ % щMD$ u$t& Dž k& 8 E8 fE fE f] Dž Ѓ)U쉍E & ;t_UD$ D$ BL $D$ D$ $E싅D$ u D$ D$EL$ $9$a' USU M v+ = 0t& t& Q[]Ðt& Q []Ðt& Q[]Ðt& Q[]Ðt& A$PA([] Í& Q []Ðt& Q []Ðt& 0wt& D$ T$ $1Nv USU M v3 = E 0t& d t& EH[]Ít& UJ []Ít& EH[]Ít& UJ[]Ít& UB$[]Í EH []Ít& UJ []Ít& E 0yv L$ E0 D$ T$ $F% : ; I $ > $ > $ > I & I : ;
|
ELF l6 4 ( UUE]Ív UUE0 ]
UUE8 ]
UUE4 ]
UWVS 0 D$ D$ $ D$ Ǎ D$ D$<$ D$ D$<$D$ 0 D$ D$<$D$ P D$ D$<$D$ t$ D$<$D$ t$ <$D$ D$ [^_]Í& ' U(uu]}} < t$dž< <$< t
]u}]Ë D$ D$ D$ $$
Uxuu]} tuU1 E E T$ E D$ D$ uԉE0 u$ t$$]u}]Ë< $4$UVS $@ tv ǀ0 ǀ8 @H$ D$ D$T$ $ 4 t
vga_@out < [^]Ë D$" D$ D$ $$
U1S UDŽ0 D0 = u㍃ B B B B B( B$ B B B B, B D$ 4 T$D$ $[]fUWVS| EM PBAT$ < <$D$ D$EU@$R(EHtu8U D$ 4 T$D$ $| [^_]Ít& % z 8E8 fE fE E荃 E( UMfE fuE E E E E E fEBMD$<$D$ D$ D$ E܉$D$ D$( D$ E$ 1}t& UB,D D$ D$ <$ % щMD$ u$t& Dž k& 8 E8 fE fE f] Dž Ѓ)U쉍E & ;t_UD$ D$ BL $D$ D$ $E싅D$ u D$ D$EL$ $9$a' USU M v+ = 0t& t& Q[]Ðt& Q []Ðt& Q[]Ðt& Q[]Ðt& A$PA([] Í& Q []Ðt& Q []Ðt& 0wt& D$ T$ $1Nv USU M v3 = E 0t& d t& EH[]Ít& UJ []Ít& EH[]Ít& UJ[]Ít& UB$[]Í EH []Ít& UJ []Ít& E 0yv L$ E0 D$ T$ $F% : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
: ;
: ; I : ; (
' I < : ; .: ;' @ : ;I
|
: ;
: ; I : ; (
' I < : ; .: ;' @ : ;I
|
4 : ;I .? : ;@ 4 : ;I ! : ;I "4 : ;I
|
4 : ;I .? : ;@ 4 : ;I ! : ;I "4 : ;I
|
#.: ;I@ $ U %4 : ;I &.? : ;' @ '.: ; ' I ( : ; I ) : ; I *4 : ; I +4 : ; I , - .4 : ;I
|
#.: ;I@ $ U %4 : ;I &.? : ;' @ '.: ; ' I ( : ; I ) : ; I *4 : ; I +4 : ; I , - .4 : ;I
|
/ 1UX Y 0 1 14 1 24 1 34 1
|
/ 1UX Y 0 1 14 1 24 1 34 1
|
4 U 5.? : ; ' I@ 6 : ; I 7 : ; I 8.? : ; ' @ 94 : ; I? <
|
4 U 5.? : ; ' I@ 6 : ; I 7 : ; I 8.? : ; ' @ 94 : ; I? <
|
X 0 f int N S 4 R 2 Y 8v B M S 1Z 2: e 40 1 ` -
|
X 0 f int N S 4 R 2 Y 8v B M S 1Z 2: e 40 1 ` -
|
A #
|
A #
|
` #
|
` #
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
^ #
|
^ #
|
#$
|
#$
|
#(
|
#(
|
#,
|
#,
|
" #0
|
" #0
|
$ #4
|
$ #4
|
2 &A #8
|
2 &A #8
|
*A #<
|
*A #<
|
F , #@
|
F , #@
|
0: #D
|
0: #D
|
1h #F
|
1h #F
|
$ 2 #G
|
$ 2 #G
|
. 6 #H
|
. 6 #H
|
? #L
|
? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
A NA #h
|
A NA #h
|
P #l 6 U # # A #
S 7
S 7 ' . 9N @ : # ;h # > # a h a a N a a a n @D\ EA # J FA # ^ HA # l I # KA # - L # 9 NA # OA # ! PA # t Qv #$ Rv #, SA #4 y U #8 V #< Z * [A # " \A # ]A # o ^A # _ # c . d # eA # J fA # gA # R hA # l; mA # nA # ! oA # pA # $t * uA # vA # wA # M xA # yA # 0 zA # l {A # { |A # }A # pic * A # { A # * A # _ * A # < A # A # A # A # A # * A # A # " A # ] a # 7< ext A # sim W # H `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # _ # ق ڮ A v ? A H # # , #dat # 8 # > # , V 2 L O[ Rp # S # 6 T # W #
X # Y # \ # i ] # ! ^ # a #$ b #( A c #, h #0 i #4 l #8 m #< c pA #@ ~ qA #Dlog tH #H p [ v @F
|
P #l 6 U # # A #
S 7
S 7 ' . 9N @ : # ;h # > # a h a a N a a a n @D\ EA # J FA # ^ HA # l I # KA # - L # 9 NA # OA # ! PA # t Qv #$ Rv #, SA #4 y U #8 V #< Z * [A # " \A # ]A # o ^A # _ # c . d # eA # J fA # gA # R hA # l; mA # nA # ! oA # pA # $t * uA # vA # wA # M xA # yA # 0 zA # l {A # { |A # }A # pic * A # { A # * A # _ * A # < A # A # A # A # A # * A # A # " A # ] a # 7< ext A # sim W # H `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # _ # ق ڮ A v ? A H # # , #dat # 8 # > # , V 2 L O[ Rp # S # 6 T # W #
X # Y # \ # i ] # ! ^ # a #$ b #( A c #, h #0 i #4 l #8 m #< c pA #@ ~ qA #Dlog tH #H p [ v @F
|
* GA # m HA # Ia # : Ia # Ia # ) Ia # . JA # K
|
* GA # m HA # Ia # : Ia # Ia # ) Ia # . JA # K
|
# G L0 #$ L0 #( MA #, j N #0 O # PA #irq QA # L R #
a 7
a 7 7 g : # b 0 # : # : #
|
# G L0 #$ L0 #( MA #, j N #0 O # PA #irq QA # L R #
a 7
a 7 7 g : # b 0 # : # : #
|
e 0 # ( b 0 # _ A # A # : # : # 6 0 # } 0 # A # n A # 0 # 0 #$ r r N
d val MI dat M vga Od
|
e 0 # ( b 0 # _ A # A # : # : # 6 0 # } 0 # A # n A # 0 # 0 #$ r r N
d val MI dat M vga Od
|
U ! , val TI dat T vga Vd \0 A X val [I dat [ vga ]d cP a 6
val bI dat b vga dd M p `
sec > s !
!val qI !dat r / vga td 0 e
!dat vga d "ops D #u 3 new d $ % % %r && 5 n x !dat 4 vga 6d i 8A J ' A Q (L ֮ )vga d *sx A *sy A *i A *x A *y A *pc A +g A *bpp A *bh g *ih *fo < ,( val a d a -% A % A -% a &. (p ] F !dat ' vga )d .j +F }/x -0 0 $0 1 1 2 1 2 2 1 2 5 3 T3 2 ^ 4 + 1) 25 $ 2B $ 2 2
S V 7 5 6 8 7dat 2 *vga d 8 Y
|
U ! , val TI dat T vga Vd \0 A X val [I dat [ vga ]d cP a 6
val bI dat b vga dd M p `
sec > s !
!val qI !dat r / vga td 0 e
!dat vga d "ops D #u 3 new d $ % % %r && 5 n x !dat 4 vga 6d i 8A J ' A Q (L ֮ )vga d *sx A *sy A *i A *x A *y A *pc A +g A *bpp A *bh g *ih *fo < ,( val a d a -% A % A -% a &. (p ] F !dat ' vga )d .j +F }/x -0 0 $0 1 1 2 1 2 2 1 2 5 3 T3 2 ^ 4 + 1) 25 $ 2B $ 2 2
S V 7 5 6 8 7dat 2 *vga d 8 Y
|
t 6 X 6, X 7dat X ] *vga Zd 9 9z 9W 9
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common vga.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h >\>>> >zfZ0$$$X砃&*#mkuuyJ=l;Bb@!qd/,04g*sgt*!-Q-
vfvuv_)=;=; fxf:
|
t 6 X 6, X 7dat X ] *vga Zd 9 9z 9W 9
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common vga.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h >\>>> >zfZ0$$$X砃&*#mkuuyJ=l;Bb@!qd/,04g*sgt*!-Q-
vfvuv_)=;=; fxf:
|
fx.D f)
|
fx.D f)
|
"(gb
<ufu==gKuuuptfgh--KeY\X#tpeu+%=t< ftf~J?Xi <c <e<g<ii<<i.Xk<m<q(J?XaX'f\$f_!fb ffiflfq|0 vga baseaddr enabled irq refresh_rate txfile filename ERROR: Out of memory
|
"(gb
<ufu==gKuuuptfgh--KeY\X#tpeu+%=t< ftf~J?Xi <c <e<g<ii<<i.Xk<m<q(J?XaX'f\$f_!fb ffiflfq|0 vga baseaddr enabled irq refresh_rate txfile filename ERROR: Out of memory
|
vga_job %s%04i.bmp wb+ Peripheral VGA: Run out of memory
|
vga_job %s%04i.bmp wb+ Peripheral VGA: Run out of memory
|
vga_read32( 0x%08x ): Out of range
|
vga_read32( 0x%08x ): Out of range
|
vga_write32( 0x%08x, 0x%08x ): Out of range
|
vga_write32( 0x%08x, 0x%08x ): Out of range
|
|
AB
AB
0 AB
P AB
p AB
C AB
FI 0 AB
FI AB
B AD
A p AB
I
AB
D AB
D t t
u t t ! u 0 1 t1 3 t3 A u P Q tQ S tS a u p q tq s ts u W t t ! u V u ! V 0 1 t1 3 t3 u 0 S S V u V t t u t t n u h Rh n u P p q tq s ts u p u VW V V V Q , Qt Q u}h u} u} " ? PL R P P u} u} u} upx up ulx ul ul\ ul ul R t t u R u R u R u R u R # u# . R. A uA K RK S uS [ R[ c uc o Ro t ut R u Q u Q u t t
|
|
AB
AB
0 AB
P AB
p AB
C AB
FI 0 AB
FI AB
B AD
A p AB
I
AB
D AB
D t t
u t t ! u 0 1 t1 3 t3 A u P Q tQ S tS a u p q tq s ts u W t t ! u V u ! V 0 1 t1 3 t3 u 0 S S V u V t t u t t n u h Rh n u P p q tq s ts u p u VW V V V Q , Qt Q u}h u} u} " ? PL R P P u} u} u} upx up ulx ul ul\ ul ul R t t u R u R u R u R u R # u# . R. A uA K RK S uS [ R[ c uc o Ro t ut R u Q u Q u t t
|
u
|
u
|
R
|
R
|
|
|
u
|
u
|
3
|
3
|
R3
|
R3
|
<
|
<
|
u<
|
u<
|
C
|
C
|
RC
|
RC
|
R
|
R
|
uR
|
uR
|
k
|
k
|
Rk
|
Rk
|
t
|
t
|
ut
|
ut
|
|
|
R
|
R
|
Q
|
Q
|
|
|
u
|
u
|
|
|
Q
|
Q
|
|
|
u
|
u
|
|
|
|
|
u
|
u
|
|
|
W $ 6
reg_vga_sec 3 vga_reset Q vga_job V vga_read32 vga_write32
|
W $ 6
reg_vga_sec 3 vga_reset Q vga_job V vga_read32 vga_write32
|
I P V l G ? x b h G \ o vapi_fn planes sec_end params debug _shortbuf vga_job _IO_lock_t write_dat32 blocksize stderr _IO_buf_end palette INFOHEADER imagesize write_up _IO_write_end unsigned int next _flags zero nways vga_sec_end writeprog32 paramt_none btic vlen clkcycle_ps _markers str_val read_dat16 ncolours dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id uint32_t yresolution stdout _IO_save_end __len refresh_rate readfunc16 long long unsigned int sbp_bf_fwd xresolution vga_dump_image read_dat32 exe_log _IO_backup_base _offset ctrl int_val writefunc8 value _fileno stat addr_val paramt_longlong size_t width offset store_hitdelay edge_trigger _IO_read_base vga_enabled stdin vga_baseaddr _next readfunc32 _pos vga_refresh_rate superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode hlen filename _IO_marker _IO_read_ptr pics __retval load_missdelay uint8_t memory_order bits oraddr_t _IO_write_base gdb_enabled long long int paramt_int _IO_save_base param_t hazards mprofile sbuf_len read_up writeprog32_dat vtim timings_fn history paramt_word reg_vga_sec __quad_t size rbpp prof_fn exe_log_start htim __pad1 __pad2 __pad3 __pad4 __pad5 height pindex paramt_addr enable_bursts _vtable_offset sec_start uint16_t load_hitdelay config vga_write32 ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int config_param delayr temp hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val BMP_HEADER nsets reserved1 reserved2 name mem_ops read_dat8 exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE writefunc16 vga_sec_start pixel type unsigned char importantcolours _sbuf vga_read32 vga_irq write_dat16 _IO_write_ptr config_section paramt_str addr vga_state write_dat8 vbar baseaddr server_port vbindex compression __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 double missdelay ../../peripheral/vga.c _chain FILE writeprog8_dat _flags2 align exe_log_end _cur_column __off64_t _unused2 _IO_buf_base vga_filename vga_reset store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 ; @
|
I P V l G ? x b h G \ o vapi_fn planes sec_end params debug _shortbuf vga_job _IO_lock_t write_dat32 blocksize stderr _IO_buf_end palette INFOHEADER imagesize write_up _IO_write_end unsigned int next _flags zero nways vga_sec_end writeprog32 paramt_none btic vlen clkcycle_ps _markers str_val read_dat16 ncolours dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id uint32_t yresolution stdout _IO_save_end __len refresh_rate readfunc16 long long unsigned int sbp_bf_fwd xresolution vga_dump_image read_dat32 exe_log _IO_backup_base _offset ctrl int_val writefunc8 value _fileno stat addr_val paramt_longlong size_t width offset store_hitdelay edge_trigger _IO_read_base vga_enabled stdin vga_baseaddr _next readfunc32 _pos vga_refresh_rate superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode hlen filename _IO_marker _IO_read_ptr pics __retval load_missdelay uint8_t memory_order bits oraddr_t _IO_write_base gdb_enabled long long int paramt_int _IO_save_base param_t hazards mprofile sbuf_len read_up writeprog32_dat vtim timings_fn history paramt_word reg_vga_sec __quad_t size rbpp prof_fn exe_log_start htim __pad1 __pad2 __pad3 __pad4 __pad5 height pindex paramt_addr enable_bursts _vtable_offset sec_start uint16_t load_hitdelay config vga_write32 ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int config_param delayr temp hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val BMP_HEADER nsets reserved1 reserved2 name mem_ops read_dat8 exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE writefunc16 vga_sec_start pixel type unsigned char importantcolours _sbuf vga_read32 vga_irq write_dat16 _IO_write_ptr config_section paramt_str addr vga_state write_dat8 vbar baseaddr server_port vbindex compression __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 double missdelay ../../peripheral/vga.c _chain FILE writeprog8_dat _flags2 align exe_log_end _cur_column __off64_t _unused2 _IO_buf_base vga_filename vga_reset store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 ; @
|
TB % + 0 B
$ > D R
|
TB % + 0 B
$ > D R
|
N M ^ 2 ! c m 2 $" u " | M
d# h LO $ U+ [ P + P + 0 , @ 5 - E5
|
N M ^ 2 ! c m 2 $" u " | M
d# h LO $ U+ [ P + P + 0 , @ 5 - E5
|
I5 I5 ! ; 0 : L@
0 ( P 9 0 E S
` e j
o t y & ~ - 6 L T _ $ H ( H X
|
I5 I5 ! ; 0 : L@
0 ( P 9 0 E S
` e j
o t y & ~ - 6 L T _ $ H ( H X
|
|
|
|
|
0
|
0
|
@
|
@
|
X
|
X
|
h
|
h
|
p 3 B S X a h o t
p vga.c vga_enabled vga_baseaddr vga_irq vga_refresh_rate vga_sec_end vga_sec_start vga_filename .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .L55 .L54 .L56 .L57 .L58 .L59 .L60 .L61 .L71 .L70 .L72 .L73 .L74 .L75 .L76 .L77 reg_vga_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param free __strdup stderr fwrite exit vga_read32 vga_write32 reg_mem_area vga_reset reg_sim_reset __udivdi3 malloc config vga_job sched_add sprintf fopen eval_direct32 fclose fprintf w ; }
|
p 3 B S X a h o t
p vga.c vga_enabled vga_baseaddr vga_irq vga_refresh_rate vga_sec_end vga_sec_start vga_filename .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .L55 .L54 .L56 .L57 .L58 .L59 .L60 .L61 .L71 .L70 .L72 .L73 .L74 .L75 .L76 .L77 reg_vga_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param free __strdup stderr fwrite exit vga_read32 vga_write32 reg_mem_area vga_reset reg_sim_reset __udivdi3 malloc config vga_job sched_add sprintf fopen eval_direct32 fclose fprintf w ; }
|
< = > > > & : > @ X > ^ v > ;
|
< = > > > & : > @ X > ^ v > ;
|
< ? @ A ! B C C ; I
|
< ? @ A ! B C C ; I
|
< c D ~ E F G H ? ? ;
|
< c D ~ E F G H ? ? ;
|
< J ! K E I W J } A " B C ;
|
< J ! K E I W J } A " B C ;
|
< # \ L d M ;
|
< # \ L d M ;
|
< $ N # L
M % O B ; B B P
B C B ~ Q ;
|
< $ N # L
M % O B ; B B P
B C B ~ Q ;
|
< z & A R ;
|
< z & A R ;
|
<
|
<
|
'
|
'
|
A
|
A
|
R ! & 3 = V ] d k r y ) 8 G V e t
|
R ! & 3 = V ] d k r y ) 8 G V e t
|
( 7 F U d s $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E J V a l w 3 E Q _ m { # 1 ?
|
( 7 F U d s $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E J V a l w 3 E Q _ m { # 1 ?
|
|
|
|
|
*
|
*
|
8
|
8
|
F
|
F
|
T
|
T
|
b
|
b
|
p
|
p
|
~
|
~
|
|
|
|
|
|
|
|
|
|
|
|
|
! / = K Y h { ! ) - 1 k s w {
8
?
C
G
[
a
i
m
q
& 5 = A E Y s y * 6 C S [ _ c w % , 5 > X c g k t ~
|
! / = K Y h { ! ) - 1 k s w {
8
?
C
G
[
a
i
m
q
& 5 = A E Y s y * 6 C S [ _ c w % , 5 > X c g k t ~
|
( ) ) ) * ) ) ) + $ ) ( ) , ) 0 , 4 ) 8 ) < ) @ - D ) H ) L ) P . T ) X ) \ ) ` / d 0 h 1 l 1 p 1 t 2 x 1 | 1 1 3 1 1 1 4 1 1 1 5 1 1 1 6 1 1 1 7 0 4 H L ` d x | 4 8 P T fb.o/ 1223831540 500 500 100664 23300 `
|
( ) ) ) * ) ) ) + $ ) ( ) , ) 0 , 4 ) 8 ) < ) @ - D ) H ) L ) P . T ) X ) \ ) ` / d 0 h 1 l 1 p 1 t 2 x 1 | 1 1 3 1 1 1 4 1 1 1 5 1 1 1 6 1 1 1 7 0 4 H L ` d x | 4 8 P T fb.o/ 1223831540 500 500 100664 23300 `
|
ELF 8B 4 ( UUE]Ív UUE( ]
UUE0 ]
UWVS D$ D$ $@ D$ Ǎ D$ D$<$ D$ D$<$D$ 0 D$ D$<$D$ t$ D$<$D$ t$ <$D$ D$ [^_]fU(uu]}} 4 t$dž4 <$4 t
]u}]Ë D$! D$ D$ $$
Uxuu]} tuU1 E EE E T$ D$ D$ ( uԉu$ t$$]u}]Ë4 $4$U1ɉVS udž dž dž fȉ ȉD u㍃ D$ 0 t$D$ $dž, [^]Ít& UE]M uutsv)t| t6- = wwL]u]Ðuމ ]u]Ít& Ⱥ≎$ ) ]u]É ]u]É ]u]ÉD$ D$ $낐& USE M tsv)t| tV- = wwL[]Ív uރ Ё % []Ë$ []f []f []fD$ D$ $1릍& ' U uu]} ,
|
ELF 8B 4 ( UUE]Ív UUE( ]
UUE0 ]
UWVS D$ D$ $@ D$ Ǎ D$ D$<$ D$ D$<$D$ 0 D$ D$<$D$ t$ D$<$D$ t$ <$D$ D$ [^_]fU(uu]}} 4 t$dž4 <$4 t
]u}]Ë D$! D$ D$ $$
Uxuu]} tuU1 E EE E T$ D$ D$ ( uԉu$ t$$]u}]Ë4 $4$U1ɉVS udž dž dž fȉ ȉD u㍃ D$ 0 t$D$ $dž, [^]Ít& UE]M uutsv)t| t6- = wwL]u]Ðuމ ]u]Ít& Ⱥ≎$ ) ]u]É ]u]É ]u]ÉD$ D$ $낐& USE M tsv)t| tV- = wwL[]Ív uރ Ё % []Ë$ []f []f []fD$ D$ $1릍& ' U uu]} ,
|
uY gfffD$ 0 t$ $)ʉT$dž dž, ]u}]Ð D$ 4 <$D$ D$ 4@ <$D$UfEBMD$ D$ @$ljD$ 1 t& gfff dž, D$ 0 t$ $)ʉT$v 4@ <$D$UfEBMD$ D$ D$ljD$ AME6 |$ D$ D$ 8 $
8E |$ D$ D$ $8E6 |$ D$ D$ $8E( |$ D$ D$ $z8E |$ D$ D$ $I8E |$ D$ D$ $DfE |$ D$ D$ $DfE |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $V8E |$ D$ D$ $%8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $4Bt+ D$ D$ D$ @ $hDžH Dž\ 00DžL X ;H. ;L ;H|_ ;LU \D$ D$
|
uY gfffD$ 0 t$ $)ʉT$dž dž, ]u}]Ð D$ 4 <$D$ D$ 4@ <$D$UfEBMD$ D$ @$ljD$ 1 t& gfff dž, D$ 0 t$ $)ʉT$v 4@ <$D$UfEBMD$ D$ D$ljD$ AME6 |$ D$ D$ 8 $
8E |$ D$ D$ $8E6 |$ D$ D$ $8E( |$ D$ D$ $z8E |$ D$ D$ $I8E |$ D$ D$ $DfE |$ D$ D$ $DfE |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $V8E |$ D$ D$ $%8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $4Bt+ D$ D$ D$ @ $hDžH Dž\ 00DžL X ;H. ;L ;H|_ ;LU \D$ D$
|
L% Љ$XTffAQLXL ?0|$ D$ D$ $9H\ H4Qt+ @ D$ D$ D$ $<$& ME6 |$ D$ D$ 8 $8E |$ D$ D$ $j8E6 |$ D$ D$ $98E( |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $@fE |$ D$ D$ $v@fE |$ D$ D$ $F8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $Q8E |$ D$ D$ $ UDžT $ > $ > I & I : ;
|
L% Љ$XTffAQLXL ?0|$ D$ D$ $9H\ H4Qt+ @ D$ D$ D$ $<$& ME6 |$ D$ D$ 8 $8E |$ D$ D$ $j8E6 |$ D$ D$ $98E( |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $@fE |$ D$ D$ $v@fE |$ D$ D$ $F8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $8E |$ D$ D$ $Q8E |$ D$ D$ $ UDžT $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
: ;
: ; I : ; (
' I < : ; .: ; ' : ; I : ; I .: ;' @ : ;I
|
: ;
: ; I : ; (
' I < : ; .: ; ' : ; I : ; I .: ;' @ : ;I
|
!4 : ;I ".? : ;@ #4 : ;I $ : ;I %4 : ;I
|
!4 : ;I ".? : ;@ #4 : ;I $ : ;I %4 : ;I
|
&.: ; ' @ ' : ; I ( : ; I )4 : ; I * 1X Y + 1 ,.: ; ' I@ -.: ;' I . : ;I / : ;I 0 14 : ;I 2 3! I/ 4.: ; ' I 54 : ; I 6 U 74 : ;I
|
&.: ; ' @ ' : ; I ( : ; I )4 : ; I * 1X Y + 1 ,.: ; ' I@ -.: ;' I . : ;I / : ;I 0 14 : ;I 2 3! I/ 4.: ; ' I 54 : ; I 6 U 74 : ;I
|
8 1UX Y 94 1 :4 1 ; U < 1UX Y =4 1
|
8 1UX Y 94 1 :4 1 ; U < 1UX Y =4 1
|
> ?.: ;I@ @4 : ; I? <
a 6 ] 0 int N S X + & 8v x S 1Z z 2: 40 > 1
|
> ?.: ;I@ @4 : ; I? <
a 6 ] 0 int N S X + & 8v x S 1Z z 2: 40 > 1
|
-
|
-
|
A #
|
A #
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
P #
|
P #
|
#
|
#
|
#
|
#
|
#
|
#
|
H #$
|
H #$
|
; #(
|
; #(
|
#,
|
#,
|
" #0
|
" #0
|
7 $ #4
|
7 $ #4
|
&A #8
|
&A #8
|
R *A #<
|
R *A #<
|
, #@
|
, #@
|
l 0: #D
|
l 0: #D
|
# 1h #F
|
# 1h #F
|
a 2 #G
|
a 2 #G
|
6 #H
|
6 #H
|
K ? #L
|
K ? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
P #l k # 9 # # A #
S 7
S 7 ' . 9N _ : # x ;h # > # a h a a N a a a n @D\ [ EA # FA # HA # I # f KA # L L # NA # 3 OA # PA # Qv #$ ` Rv #, SA #4 U #8
V #< Z [A # \A # J ]A # + ^A # _ # c d # eA # i fA # gA # hA # l; ? mA # ^ nA # @ oA # o pA # $t uA # vA # wA # xA # yA # zA # {A # |A # }A # pic A # A # A # _ A # A # A # A # & A # A A # A # A # A # | a # 7< ext A # sim W # `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # [ _ # T3 H 3 # 3 # 3 # 3 # ` A # # # A # A # 0 v # v #( v 9 #0 a #8 A #< " A #@ 3 A #D v #H Y A #P v # ^ v # A # ( A # A # A # 3 # A # # 9 #
A 7 < sim < # cpu @ #T ̏ #pcuc #| u - ڮ X A K v V t 4 ^
|
P #l k # 9 # # A #
S 7
S 7 ' . 9N _ : # x ;h # > # a h a a N a a a n @D\ [ EA # FA # HA # I # f KA # L L # NA # 3 OA # PA # Qv #$ ` Rv #, SA #4 U #8
V #< Z [A # \A # J ]A # + ^A # _ # c d # eA # i fA # gA # hA # l; ? mA # ^ nA # @ oA # o pA # $t uA # vA # wA # xA # yA # zA # {A # |A # }A # pic A # A # A # _ A # A # A # A # & A # A A # A # A # A # | a # 7< ext A # sim W # `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # [ _ # T3 H 3 # 3 # 3 # 3 # ` A # # # A # A # 0 v # v #( v 9 #0 a #8 A #< " A #@ 3 A #D v #H Y A #P v # ^ v # A # ( A # A # A # 3 # A # # 9 #
A 7 < sim < # cpu @ #T ̏ #pcuc #| u - ڮ X A K v V t 4 ^
|
# >
|
# >
|
# L
|
# L
|
#dat # T +
|
#dat # T +
|
# 1
|
# 1
|
#
|
#
|
|
|
|
|
%
|
%
|
L ON Rc # S~ # U T # W # 5 X # ( Y # \ # ] # e ^ # a #$ D b #( v c #, h #0 V i #4 l #8 C m #< m pA #@ : qA #Dlog tH #H c N ~ i 8= >A # pal ? # S @A #pic AA # BA # CA # D # q E # FA # GA # HA # I # JA # KA # L #
a 7 & Q
fb P
P
\
val < dat !fb
! ,
val < dat !fb
0 A X
val < dat !fb
" "P > #sec #1
|
L ON Rc # S~ # U T # W # 5 X # ( Y # \ # ] # e ^ # a #$ D b #( v c #, h #0 V i #4 l #8 C m #< m pA #@ : qA #Dlog tH #H c N ~ i 8= >A # pal ? # S @A #pic AA # BA # CA # D # q E # FA # GA # HA # I # JA # KA # L #
a 7 & Q
fb P
P
\
val < dat !fb
! ,
val < dat !fb
0 A X
val < dat !fb
" "P > #sec #1
|
2 @ Q $val < $dat !fb
N 9 $dat e !fb
%ops 7
|
2 @ Q $val < $dat !fb
N 9 $dat e !fb
%ops 7
|
? $dat !fb
#i A & X C ' W 1 'p W g (dat W )fb Y
* a+
+ , | ; ' { g (dat { )fb }
- A A .fb
/ !sx A !sy A !x A !y A !fo 3 !u16 : !u32 a 01? XA 2' !add ]A !d `: 0!add gA !d k:
Z X 37 7 4
A fb
)sx A )sy A )i A )x A )y A )fo 3 )u16 : )u32 a 2 )val a )d a 05Z A 5 A !add A | x $dat { !fb }
6 7& x }8X +s +i 68 9~ 9 : : ) 9 : e : : ;h : : * 6 9 9 9 < + + 6 9 9 : = : y : : : ! 6 = n; [ 9( :4 Y > 9 :
S 7 ? !new
6( 1 % 1 @ @ @ @ @ 3
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common fb.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h >]>> >aZ0$$砃%*+mؑuvy=B!m&z. @ &}? Y=zMdMfq֏gf[%fmfy (J? Y={LdM,rflfofy0
|
? $dat !fb
#i A & X C ' W 1 'p W g (dat W )fb Y
* a+
+ , | ; ' { g (dat { )fb }
- A A .fb
/ !sx A !sy A !x A !y A !fo 3 !u16 : !u32 a 01? XA 2' !add ]A !d `: 0!add gA !d k:
Z X 37 7 4
A fb
)sx A )sy A )i A )x A )y A )fo 3 )u16 : )u32 a 2 )val a )d a 05Z A 5 A !add A | x $dat { !fb }
6 7& x }8X +s +i 68 9~ 9 : : ) 9 : e : : ;h : : * 6 9 9 9 < + + 6 9 9 : = : y : : : ! 6 = n; [ 9( :4 Y > 9 :
S 7 ? !new
6( 1 % 1 @ @ @ @ @ 3
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common fb.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h >]>> >aZ0$$砃%*+mؑuvy=B!m&z. @ &}? Y=zMdMfq֏gf[%fmfy (J? Y={LdM,rflfofy0
|
7o,~h";g0
|
7o,~h";g0
|
u4h";g0;u*eu$eu$eu$eu$eu$eg$eg$eu$eu$eu$eu$eu$eu$K\<g4egI/=I=;=k<f*+<;u*eu$eu$eu$eu$eu$eg$eg$eu$eu$eu$eu$eu$eu78jbu.5 jzBy&($9I/=I=;=/,0lg*sgt.kt* fb baseaddr enabled refresh_rate txfile filename fb_job %s%04i.bmp Creating %s... wb+ (%i,%i) DONE
|
u4h";g0;u*eu$eu$eu$eu$eu$eg$eg$eu$eu$eu$eu$eu$eu$K\<g4egI/=I=;=k<f*+<;u*eu$eu$eu$eu$eu$eg$eg$eu$eu$eu$eu$eu$eu78jbu.5 jzBy&($9I/=I=;=/,0lg*sgt.kt* fb baseaddr enabled refresh_rate txfile filename fb_job %s%04i.bmp Creating %s... wb+ (%i,%i) DONE
|
Peripheral FB: Run out of memory
|
Peripheral FB: Run out of memory
|
Write out of palette buffer (0x%08x)!
|
Write out of palette buffer (0x%08x)!
|
Read out of palette buffer (0x%08x)!
|
Read out of palette buffer (0x%08x)!
|
|
AB
AB
0 AB
P AB
C @ AB
FI AB
FI AD
B AB
IQ AB
D
|
|
AB
AB
0 AB
P AB
C @ AB
FI AB
FI AD
B AB
IQ AB
D
|
AB
II ( AB
B t t
u t t ! u 0 1 t1 3 t3 A u P Q tQ S tS > u < W @ A tA C tC u @ j @ j j V u V t t u q Vq x ux V t t u V u Q ! t! # t# u E E P u P E E z Qz u Q u E E k Vk o uo V u V u V u V u V t t u D PE a Pa u P u P u P u P = Q= E u E _ Q_ u Q u Q u Q u Q u t t u h Vh o uo V o un un
|
AB
II ( AB
B t t
u t t ! u 0 1 t1 3 t3 A u P Q tQ S tS > u < W @ A tA C tC u @ j @ j j V u V t t u q Vq x ux V t t u V u Q ! t! # t# u E E P u P E E z Qz u Q u E E k Vk o uo V u V u V u V u V t t u D PE a Pa u P u P u P u P = Q= E u E _ Q_ u Q u Q u Q u Q u t t u h Vh o uo V o un un
|
1 un
( un o un un
|
1 un
( un o un un
|
1 un ( un k W W
|
1 un ( un k W W
|
( W o ur ur
|
( W o ur ur
|
( ur o ul ul
|
( ur o ul ul
|
1 ulB ( ul o uh uh
|
1 ulB ( ul o uh uh
|
1 uh
( uh 8 R o un un 1 unt un o un un 1 unt un k W W 1 Wt W o ur ur 1 urt ur o ul ul 1 ult ul g
|
1 uh
( uh 8 R o un un 1 unt un o un un 1 unt un k W W 1 Wt W o ur ur 1 urt ur o ul ul 1 ult ul g
|
j
|
j
|
Rj
|
Rj
|
m
|
m
|
Pq
|
Pq
|
|
|
R P P t t u
reg_fb_sec p h P t
|
R P P t t u
reg_fb_sec p h P t
|
( P t ( K 5 C /
}
Z
a
L
T
)
0
#
g m Y a 6 = ( 0 r y d l ; B
|
( P t ( K 5 C /
}
Z
a
L
T
)
0
#
g m Y a 6 = ( 0 r y d l ; B
|
8
K S 5 C / h
|
8
K S 5 C / h
|
t ( P h ( P
|
t ( P h ( P
|
|
|
Y
|
Y
|
|
|
m %
|
m %
|
J Q < D x U \ G O % + b i T \ 1 8 # + %
|
J Q < D x U \ G O % + b i T \ 1 8 # + %
|
|
|
|
|
Y
|
Y
|
|
|
|
|
%
|
%
|
Y
|
Y
|
|
|
C J P i vapi_fn refresh_count fb_dump_image24 change_buf_addr ../../peripheral/fb.c sec_end params debug _shortbuf _IO_lock_t write_dat32 blocksize stderr _IO_buf_end camera_pos mem_cycles write_up _IO_write_end unsigned int next _flags zero nways writeprog32 paramt_none btic clkcycle_ps _markers loadcycles str_val read_dat16 dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id iprompt_run uint32_t fb_write32 stdout _IO_save_end fb_enabled __len refresh_rate readfunc16 fout fb_refresh_rate mdelay long long unsigned int fexe_log sbp_bf_fwd read_dat32 exe_log _IO_backup_base _offset ctrl int_val init writefunc8 value time_point _fileno addr_val paramt_longlong size_t fb_job reg_fb_sec store_hitdelay edge_trigger _IO_read_base runtime camerax cameray stdin cycle_duration _next readfunc32 _pos hazardwait storecycles superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr load_missdelay uint8_t supercycles memory_order fmprof oraddr_t _IO_write_base gdb_enabled long long int paramt_int fb_reset _IO_save_base param_t hazards mprofile sbuf_len read_up writeprog32_dat end_cycles timings_fn history paramt_word __quad_t prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts _vtable_offset fb_filename sec_start fprof fb_sec_end hush reset_instructions cam_addr uint16_t stalled fb_state load_hitdelay config ustates _IO_read_end fb_baseaddr enabled short int sbp_bnf_fwd vapi long int fb_read32 config_param fb_dump_image8 vapi_file temp hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_ops read_dat8 exe_log_marker exe_log_type _lock long unsigned int _old_offset fb_sec_start no_multicycle _IO_FILE refresh ext_int iprompt unsigned char _sbuf line write_dat16 _IO_write_ptr config_section delayr paramt_str reset_cycles addr writefunc16 in_refresh write_dat8 baseaddr server_port __retval __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 double missdelay cycles _chain FILE writeprog8_dat _flags2 align exe_log_end _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 . @ L % H + H 0 H 9 B > P x R ' 7 N 4Z ^ 2 * d m 2 0+ r + X |
|
C J P i vapi_fn refresh_count fb_dump_image24 change_buf_addr ../../peripheral/fb.c sec_end params debug _shortbuf _IO_lock_t write_dat32 blocksize stderr _IO_buf_end camera_pos mem_cycles write_up _IO_write_end unsigned int next _flags zero nways writeprog32 paramt_none btic clkcycle_ps _markers loadcycles str_val read_dat16 dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id iprompt_run uint32_t fb_write32 stdout _IO_save_end fb_enabled __len refresh_rate readfunc16 fout fb_refresh_rate mdelay long long unsigned int fexe_log sbp_bf_fwd read_dat32 exe_log _IO_backup_base _offset ctrl int_val init writefunc8 value time_point _fileno addr_val paramt_longlong size_t fb_job reg_fb_sec store_hitdelay edge_trigger _IO_read_base runtime camerax cameray stdin cycle_duration _next readfunc32 _pos hazardwait storecycles superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr load_missdelay uint8_t supercycles memory_order fmprof oraddr_t _IO_write_base gdb_enabled long long int paramt_int fb_reset _IO_save_base param_t hazards mprofile sbuf_len read_up writeprog32_dat end_cycles timings_fn history paramt_word __quad_t prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts _vtable_offset fb_filename sec_start fprof fb_sec_end hush reset_instructions cam_addr uint16_t stalled fb_state load_hitdelay config ustates _IO_read_end fb_baseaddr enabled short int sbp_bnf_fwd vapi long int fb_read32 config_param fb_dump_image8 vapi_file temp hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_ops read_dat8 exe_log_marker exe_log_type _lock long unsigned int _old_offset fb_sec_start no_multicycle _IO_FILE refresh ext_int iprompt unsigned char _sbuf line write_dat16 _IO_write_ptr config_section delayr paramt_str reset_cycles addr writefunc16 in_refresh write_dat8 baseaddr server_port __retval __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 double missdelay cycles _chain FILE writeprog8_dat _flags2 align exe_log_end _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 . @ L % H + H 0 H 9 B > P x R ' 7 N 4Z ^ 2 * d m 2 0+ r + X |
|
v { ! ( 1 $ L 8 R V ^ C P
# , 3 : ? L Z d l t { fb.c fb_enabled fb_baseaddr fb_refresh_rate fb_sec_end fb_sec_start fb_filename fb_read32 fb_write32 fb_reset fb_job .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC12 .LC13 .LC14 .LC11 reg_fb_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param free __strdup stderr fwrite exit reg_mem_area reg_sim_reset sched_add fprintf sprintf config fopen runtime eval_direct8 fclose fputc eval_direct16 __udivdi3 malloc W . ]
|
v { ! ( 1 $ L 8 R V ^ C P
# , 3 : ? L Z d l t { fb.c fb_enabled fb_baseaddr fb_refresh_rate fb_sec_end fb_sec_start fb_filename fb_read32 fb_write32 fb_reset fb_job .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC12 .LC13 .LC14 .LC11 reg_fb_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param free __strdup stderr fwrite exit reg_mem_area reg_sim_reset sched_add fprintf sprintf config fopen runtime eval_direct8 fclose fputc eval_direct16 __udivdi3 malloc W . ]
|
/ f p z 0 1 1 1 1 ! 2 1 V . \
|
/ f p z 0 1 1 1 1 ! 2 1 V . \
|
/ n 2 3 4 " 5 6 .
|
/ n 2 3 4 " 5 6 .
|
/ U 7 [ g 8 2 2 .
|
/ U 7 [ g 8 2 2 .
|
/ # 9 0 . 6
|
/ # 9 0 . 6
|
/ $ 4 : .
|
/ $ 4 : .
|
/ % 4 : .
|
/ % 4 : .
|
/ # 9 J 9 & ; < ' = 5 # K \ 9 j < ' = 5 5 5 P 5 5 5 5 5 C 5 t 5 5 5 5 8 5 i 5 ( > : U
|
/ # 9 J 9 & ; < ' = 5 # K \ 9 j < ' = 5 5 5 P 5 5 5 5 5 C 5 t 5 5 5 5 8 5 i 5 ( > : U
|
?
|
?
|
5
|
5
|
> ) 5 ( @ ` 5 5 5 5 $ 5 U 5 5 5 5
5 H
5 y
5
5
5 G 5 u ( > : ? A * * 4 > C : R * \ > k : B .
|
> ) 5 ( @ ` 5 5 5 5 $ 5 U 5 5 5 5
5 H
5 y
5
5
5 G 5 u ( > : ? A * * 4 > C : R * \ > k : B .
|
/ D < ? C Q D 4 " 5 6 ! & 3 = V ] d k r y ) 8 G V e t
|
/ D < ? C Q D 4 " 5 6 ! & 3 = V ] d k r y ) 8 G V e t
|
( 7 F U d s $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E S a o } % < I W e s = I T _ j v &
|
( 7 F U d s $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E S a o } % < I W e s = I T _ j v &
|
8
|
8
|
D
|
D
|
R
|
R
|
`
|
`
|
n
|
n
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
$ 2 ; J Y h w
"
&
*
]
e
i
m
1 A R Z ^ b v - 1 D O S W ` j y Y t
1 A F Z p
( 1 6 D V \ ` n 0 4 H L ` d < @ ps2kbd.o/ 1223831541 500 500 100664 21028 `
|
$ 2 ; J Y h w
"
&
*
]
e
i
m
1 A R Z ^ b v - 1 D O S W ` j y Y t
1 A F Z p
( 1 6 D V \ ` n 0 4 H L ` d < @ ps2kbd.o/ 1223831541 500 500 100664 21028 `
|
ELF 8 4 ( UUE ]
UUE( ]
UUE$ ]
UVS P D$
|
ELF 8 4 ( UUE ]
UUE( ]
UUE$ ]
UVS P D$
|
D$ $D$ ƍ D$ D$4$ D$ D$4$D$ @ D$ D$4$D$ D$ 4$D$ D$[^]fUS w( % []Ít& D$# D$ D$ $[]Ð& U(uu]}} , t$dž, <$, t
]u}]Ë D$" D$ D$ $$
Uxuu]} U1 0 Ep T$ EE E D$ D$ ( uủ$ $t$ t$$]u}]Í , $4$U] }}u D$ D$F $ D$ D$F $ D$ D$F $ D$ D$F $ D$ D$F $]u}]Ív UWVS u xH dž dž dž dž Ɔ eD$, $ W$ػ }E fEm]mE~iP$؋ س m]mE ~0 D$ t$D$` $ [^_]fdž čt& 됐 D$, $ ? D$( D$ D$ $댍& ' U(}}] u $t@x<C t+C } ЉnЉbf u
|
D$ $D$ ƍ D$ D$4$ D$ D$4$D$ @ D$ D$4$D$ D$ 4$D$ D$[^]fUS w( % []Ít& D$# D$ D$ $[]Ð& U(uu]}} , t$dž, <$, t
]u}]Ë D$" D$ D$ $$
Uxuu]} U1 0 Ep T$ EE E D$ D$ ( uủ$ $t$ t$$]u}]Í , $4$U] }}u D$ D$F $ D$ D$F $ D$ D$F $ D$ D$F $ D$ D$F $]u}]Ív UWVS u xH dž dž dž dž Ɔ eD$, $ W$ػ }E fEm]mE~iP$؋ س m]mE ~0 D$ t$D$` $ [^_]fdž čt& 됐 D$, $ ? D$( D$ D$ $댍& ' U(}}] u $t@x<C t+C } ЉnЉbf u
|
t u3 D$ |$D$` $]u}]Ë$ $뽉* ЉЉ h& U(UE ] ҉uu}u_ `
|
t u3 D$ |$D$` $]u}]Ë$ $뽉* ЉЉ h& U(UE ] ҉uu}u_ `
|
< <= dž dž pt7D$ D$ t+ D$ T$ $]u}] = tY= tR= = f @t|$ D$ D$ @ $|dž 뺍t& dž < t& dž K jt& t& $ $ )U(E] uu } $ $ = ЃxUU dž dž @tPT$ D$ D$ @ $'ft3D$ 1D$ $]u}]Ít& u 1 Ƌ Pua벐t& t~E dž Ɔ @a & D$ t$ D$ @ $'f t^ dž <% @D$ Nf 1dž @ 1D$ D$ @ $vdž & dž & UVS $0 tuǀ ǀ( ǀ$ $ t kbd_f@in@ , dž dž dž dž [^]Ë D$" D$ D$ $$% : ; I $ > $ > $ > I & I : ;
|
< <= dž dž pt7D$ D$ t+ D$ T$ $]u}] = tY= tR= = f @t|$ D$ D$ @ $|dž 뺍t& dž < t& dž K jt& t& $ $ )U(E] uu } $ $ = ЃxUU dž dž @tPT$ D$ D$ @ $'ft3D$ 1D$ $]u}]Ít& u 1 Ƌ Pua벐t& t~E dž Ɔ @a & D$ t$ D$ @ $'f t^ dž <% @D$ Nf 1dž @ 1D$ D$ @ $vdž & dž & UVS $0 tuǀ ǀ( ǀ$ $ t kbd_f@in@ , dž dž dž dž [^]Ë D$" D$ D$ $$% : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
: ;
: ; I : ; (
' I < : ;
: ;I8
|
: ;
: ; I : ; (
' I < : ;
: ;I8
|
.: ;' : ;I .: ;' @ : ;I
|
.: ;' : ;I .: ;' @ : ;I
|
!4 : ;I ".? : ;@ #4 : ;I $ : ;I %4 : ;I
|
!4 : ;I ".? : ;@ #4 : ;I $ : ;I %4 : ;I
|
&4 : ;I '4 : ;I ( 1UX Y ) 1 * : ;I +.: ;' I@ , U - U ..: ;I@ / 04 : ; I
|
&4 : ;I '4 : ;I ( 1UX Y ) 1 * : ;I +.: ;' I@ , U - U ..: ;I@ / 04 : ; I
|
14 : ; I? < F A 0 int N S < 8v r S 1Z x 2: { 40 > 1 -
|
14 : ; I? < F A 0 int N S < 8v r S 1Z x 2: { 40 > 1 -
|
A #
|
A #
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
) #
|
) #
|
#
|
#
|
#
|
#
|
T #
|
T #
|
9 #$
|
9 #$
|
! #(
|
! #(
|
#,
|
#,
|
" #0
|
" #0
|
. $ #4
|
. $ #4
|
b &A #8
|
b &A #8
|
R *A #<
|
R *A #<
|
, #@
|
, #@
|
f 0: #D
|
f 0: #D
|
6 1h #F
|
6 1h #F
|
" 2 #G
|
" 2 #G
|
6 #H
|
6 #H
|
1 ? #L
|
1 ? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
| P #l , # # A #
S 7
S 7 ' . 9N J : # s ;h # w > # a h a a N a a a n @D\ EA # FA # HA # I # a KA # 7 L # NA # OA # PA # Qv #$ Z Rv #, SA #4 U #8 V #< Z [A # \A # / ]A # ^A # _ # c d # eA # T fA # ( gA # hA # l; # mA # Y nA # + oA # j pA # $t uA # vA # w wA # C xA # yA # zA # {A # |A # }A # pic A # A # A # _ A # A # A # A # A # & A # A # A # A # g a # 7< ext A # sim W # `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # _ # T3 O 3 # 3 # 3 # 3 # A A # # A # o A # ' v # v #( W 9 #0 a #8 ` A #< A #@ A #D c v #H ` A #P v # e v # A # A # A # A # 3 # A # # 9 #
A 7 < sim < # cpu @ #T ̏ #pcuc #| m u ڮ 9 A / v j G X % s 7
|
| P #l , # # A #
S 7
S 7 ' . 9N J : # s ;h # w > # a h a a N a a a n @D\ EA # FA # HA # I # a KA # 7 L # NA # OA # PA # Qv #$ Z Rv #, SA #4 U #8 V #< Z [A # \A # / ]A # ^A # _ # c d # eA # T fA # ( gA # hA # l; # mA # Y nA # + oA # j pA # $t uA # vA # w wA # C xA # yA # zA # {A # |A # }A # pic A # A # A # _ A # A # A # A # A # & A # A # A # A # g a # 7< ext A # sim W # `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # _ # T3 O 3 # 3 # 3 # 3 # A A # # A # o A # ' v # v #( W 9 #0 a #8 ` A #< A #@ A #D c v #H ` A #P v # e v # A # A # A # A # 3 # A # # 9 #
A 7 < sim < # cpu @ #T ̏ #pcuc #| m u ڮ 9 A / v j G X % s 7
|
} # E
|
} # E
|
#
|
#
|
#dat # +
|
#dat # +
|
# 1
|
# 1
|
#
|
#
|
|
|
|
|
%
|
%
|
L ON Rc # S~ # @ T # W # X # Y # \ # u ] # F ^ # a #$ b #( 7 c #, h #0 ; i #4 l #8 C m #< F pA #@ qA #Dlog tH #H c N ~ i ` bZ # dZ # 0r
buf t
#
|
L ON Rc # S~ # @ T # W # X # Y # \ # u ] # F ^ # a #$ b #( 7 c #, h #0 ; i #4 l #8 C m #< F pA #@ qA #Dlog tH #H c N ~ i ` bZ # dZ # 0r
buf t
#
|
wa #
|
wa #
|
0 xa #
|
0 xa #
|
ya #
|
ya #
|
|3 #
|
|3 #
|
A #
|
A #
|
#
|
#
|
5 #
|
5 #
|
a #
|
a #
|
#
|
#
|
A # irq A #
|
A # irq A #
|
#
|
#
|
#
7 ;
kbd ;
c Z
val < dat !kbd ;
1 ,
val < dat !kbd ;
@ Q X
val < dat !kbd ;
" ` . 7 #sec 1
|
#
7 ;
kbd ;
c Z
val < dat !kbd ;
1 ,
val < dat !kbd ;
@ Q X
val < dat !kbd ;
" ` . 7 #sec 1
|
0 o $kbd ;
$c Z # M A 6 $val < b $dat v !kbd ;
k P $dat !kbd ;
%ops 7
|
0 o $kbd ;
$c Z # M A 6 $val < b $dat v !kbd ;
k P $dat !kbd ;
%ops 7
|
u 0 dat t !kbd v;
O Y R : v $dat X f !kbd Z;
& [ @` h $dat ? #kbd A;
#c BA f ' CA (
H)0
)$
U p 0 7 *p *Q + $dat !kbd ;
+ 0
|
u 0 dat t !kbd v;
O Y R : v $dat X f !kbd Z;
& [ @` h $dat ? #kbd A;
#c BA f ' CA (
H)0
)$
U p 0 7 *p *Q + $dat !kbd ;
+ 0
|
6 *p b $dat !kbd ;
, #rc a ,8 #rc
a H ,X !c )a -p #c a .
|
6 *p b $dat !kbd ;
, #rc a ,8 #rc
a H ,X !c )a -p #c a .
|
& !new ;
/ 3 ' % '
6 7 0{ eG & 1 1 1M 1 1
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common ps2kbd.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h >>> 0"0$$$}=hr=x*砃%*&ؑnxJAuvyX=B!!m.&]
|
& !new ;
/ 3 ' % '
6 7 0{ eG & 1 1 1M 1 1
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common ps2kbd.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h >>> 0"0$$$}=hr=x*砃%*&ؑnxJAuvyX=B!!m.&]
|
zfvv<-g0&z&W:~.J~<0:C&~0:,.gdu]<&XY=;ghvfkph m" ,>fْld t
|
zfvv<-g0&z&W:~.J~<0:C&~0:,.gdu]<&XY=;ghvfkph m" ,>fْld t
|
J' X./ @euTfg-0(huKR<2b+/,04 &y.pt* kbd baseaddr enabled irq rxfile kbd_kcmd: %x
|
J' X./ @euTfg-0(huKR<2b+/,04 &y.pt* kbd baseaddr enabled irq rxfile kbd_kcmd: %x
|
kbd_ccmd: %x
|
kbd_ccmd: %x
|
kbd_ccmdbyte: %x
|
kbd_ccmdbyte: %x
|
kbd_kresp: %lx
|
kbd_kresp: %lx
|
kbd_buf_count: %lx
|
kbd_buf_count: %lx
|
r r+ kbd_job kbd_write8(%08x) %x
|
r r+ kbd_job kbd_write8(%08x) %x
|
kbd_read8(%08x) %lx
|
kbd_read8(%08x) %lx
|
kbd_read8(%08x) fifo empty
|
kbd_read8(%08x) fifo empty
|
WARNING: Keyboard buffer overflow.
|
WARNING: Keyboard buffer overflow.
|
Peripheral KBD: Run out of memory
|
Peripheral KBD: Run out of memory
|
WARNING: Unable to open RX file stream.
|
WARNING: Unable to open RX file stream.
|
Write out of keyboard space (0x%08x)!
|
Write out of keyboard space (0x%08x)!
|
Read out of keyboard space (0x%08x)!
|
Read out of keyboard space (0x%08x)!
|
9( (
|
9( (
|
3 4 5
|
3 4 5
|
' '3
45 0. !"#$%&21 /-, + ) 0 . ! " # $ % & 2 1 / - ,+) (knN zD D | AB
AB
@ AB
` AB
B 0 x AD
D AB
FI P AB
FI AB
FNF b AB
C ` AB
FFN p AB
LPH 0 AB
INH
|
' '3
45 0. !"#$%&21 /-, + ) 0 . ! " # $ % & 2 1 / - ,+) (knN zD D | AB
AB
@ AB
` AB
B 0 x AD
D AB
FI P AB
FI AB
FNF b AB
C ` AB
FFN p AB
LPH 0 AB
INH
|
AB
B t t u ! t! # t# 1 u @ A tA C tC Q u ` a ta c tc . u , V 0 1 t1 5 t5 u 0 V PV t Qt ~ P~ Q 0 R t t A u V u A V P Q tQ S tS u P { { V u V ! t! # t# u t t R u e e V u R V P P ` a ta c tc h u ` W u h W P P2 < PF K PR W P^ c P P P & P p q tq s ts 0 u p R ( u( Y RY u R u R 0 u p Q P Q ( u ( : Q: @ P@ Y QY u Q P u Q 0 u p V u V ( u( V u 0 V 0 1 t1 3 t3
|
AB
B t t u ! t! # t# 1 u @ A tA C tC Q u ` a ta c tc . u , V 0 1 t1 5 t5 u 0 V PV t Qt ~ P~ Q 0 R t t A u V u A V P Q tQ S tS u P { { V u V ! t! # t# u t t R u e e V u R V P P ` a ta c tc h u ` W u h W P P2 < PF K PR W P^ c P P P & P p q tq s ts 0 u p R ( u( Y RY u R u R 0 u p Q P Q ( u ( : Q: @ P@ Y QY u Q P u Q 0 u p V u V ( u( V u 0 V 0 1 t1 3 t3
|
u 0 X X ^ P^ u P u # P#
|
u 0 X X ^ P^ u P u # P#
|
u 0 X X V u : V: S u S V u
|
u 0 X X V u : V: S u S V u
|
V R R?
|
V R R?
|
F
|
F
|
R R R R
|
R R R R
|
|
|
R
|
R
|
|
|
R
V# : P: S V V
|
R
V# : P: S V V
|
|
|
t
|
t
|
|
|
t
|
t
|
u
reg_kbd_sec 0 h t 8
|
u
reg_kbd_sec 0 h t 8
|
H
|
H
|
|
|
|
|
b 8
|
b 8
|
X vapi_fn code sec_end params debug _shortbuf _IO_lock_t write_dat32 blocksize stderr _IO_buf_end mem_cycles kbd_sec_end write_up _IO_write_end unsigned int next _flags nways writeprog32 paramt_none btic clkcycle_ps _markers loadcycles kbd_sec_start str_val read_dat16 kresp ../../peripheral/ps2kbd.c dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id iprompt_run uint32_t ccmd stdout _IO_save_end shift __len readfunc16 fout scan_decode mdelay long long unsigned int kbd_read8 fexe_log sbp_bf_fwd read_dat32 kbd_baseaddr exe_log _IO_backup_base _offset int_val init writefunc8 value time_point _fileno addr_val paramt_longlong size_t reg_kbd_sec store_hitdelay edge_trigger _IO_read_base rxfile runtime stdin cycle_duration _next readfunc32 _pos kbd_info buf_tail hazardwait storecycles superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr load_missdelay rxfs kbd_int uint8_t supercycles memory_order fmprof oraddr_t _IO_write_base gdb_enabled long long int paramt_int buf_head _IO_save_base param_t kbd_reset hazards mprofile sbuf_len read_up scan_table writeprog32_dat end_cycles timings_fn history paramt_word __quad_t prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 system_kfreq paramt_addr enable_bursts _vtable_offset sec_start fprof kbd_write8 hush reset_instructions uint16_t stalled kbd_state load_hitdelay config ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int kbd_put config_param vapi_file hide_device_id delayw kbd_irq hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_ops slowdown read_dat8 exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt kcmd unsigned char _sbuf write_dat16 _IO_write_ptr config_section delayr kbd_rxfile paramt_str reset_cycles addr writefunc16 write_dat8 baseaddr server_port __retval kbd_job __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 kbd_enabled double missdelay buf_count cycles _chain ccmdbyte FILE writeprog8_dat _flags2 exe_log_end _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rodata.cst4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group # 4 < @ TD % + 0 B ` > H ( R N 4Q ^ 2 " m 2 \# | $ % ,%
|
X vapi_fn code sec_end params debug _shortbuf _IO_lock_t write_dat32 blocksize stderr _IO_buf_end mem_cycles kbd_sec_end write_up _IO_write_end unsigned int next _flags nways writeprog32 paramt_none btic clkcycle_ps _markers loadcycles kbd_sec_start str_val read_dat16 kresp ../../peripheral/ps2kbd.c dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id iprompt_run uint32_t ccmd stdout _IO_save_end shift __len readfunc16 fout scan_decode mdelay long long unsigned int kbd_read8 fexe_log sbp_bf_fwd read_dat32 kbd_baseaddr exe_log _IO_backup_base _offset int_val init writefunc8 value time_point _fileno addr_val paramt_longlong size_t reg_kbd_sec store_hitdelay edge_trigger _IO_read_base rxfile runtime stdin cycle_duration _next readfunc32 _pos kbd_info buf_tail hazardwait storecycles superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename _IO_marker _IO_read_ptr load_missdelay rxfs kbd_int uint8_t supercycles memory_order fmprof oraddr_t _IO_write_base gdb_enabled long long int paramt_int buf_head _IO_save_base param_t kbd_reset hazards mprofile sbuf_len read_up scan_table writeprog32_dat end_cycles timings_fn history paramt_word __quad_t prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 system_kfreq paramt_addr enable_bursts _vtable_offset sec_start fprof kbd_write8 hush reset_instructions uint16_t stalled kbd_state load_hitdelay config ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int kbd_put config_param vapi_file hide_device_id delayw kbd_irq hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_ops slowdown read_dat8 exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt kcmd unsigned char _sbuf write_dat16 _IO_write_ptr config_section delayr kbd_rxfile paramt_str reset_cycles addr writefunc16 write_dat8 baseaddr server_port __retval kbd_job __off_t verbose signed char profile short unsigned int exe_log_fn writefunc32 kbd_enabled double missdelay buf_count cycles _chain ccmdbyte FILE writeprog8_dat _flags2 exe_log_end _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rodata .rodata.cst4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group # 4 < @ TD % + 0 B ` > H ( R N 4Q ^ 2 " m 2 \# | $ % ,%
|
# @ + P 7
|
# @ + P 7
|
E P 0 x X 0 b p m b w `
$ . < N ^ r w t H t
` % < R a r y ps2kbd.c kbd_enabled kbd_baseaddr kbd_irq kbd_sec_end kbd_sec_start kbd_rxfile kbd_put kbd_read8 kbd_write8 kbd_reset kbd_info kbd_job scan_table .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC15 .LC16 .LC17 .LC18 .LC13 .LC14 .LC20 .LC19 .LC21 .LC23 .LC22 reg_kbd_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param stderr fwrite free __strdup exit reg_mem_area reg_sim_reset reg_sim_stat runtime fprintf config fopen sched_add fgetc report_interrupt clear_interrupt malloc f < l
|
E P 0 x X 0 b p m b w `
$ . < N ^ r w t H t
` % < R a r y ps2kbd.c kbd_enabled kbd_baseaddr kbd_irq kbd_sec_end kbd_sec_start kbd_rxfile kbd_put kbd_read8 kbd_write8 kbd_reset kbd_info kbd_job scan_table .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC15 .LC16 .LC17 .LC18 .LC13 .LC14 .LC20 .LC19 .LC21 .LC23 .LC22 reg_kbd_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param stderr fwrite free __strdup exit reg_mem_area reg_sim_reset reg_sim_stat runtime fprintf config fopen sched_add fgetc report_interrupt clear_interrupt malloc f < l
|
= u ! > " ? # ? $ ? % # ? : < @
|
= u ! > " ? # ? $ ? % # ? : < @
|
= z @ & A <
|
= z @ & A <
|
= B C
@ ) ' 1 A = D c < i
|
= B C
@ ) ' 1 A = D c < i
|
= E F G B B * < 0
|
= E F G B B * < 0
|
= F H P ( _ I o ) ~ I * I + I , I <
|
= F H P ( _ I o ) ~ I * I + I , I <
|
= J - S K n . / 0 1 L 2 K ( @ D 3 L A p < v
|
= J - S K n . / 0 1 L 2 K ( @ D 3 L A p < v
|
= M 1 L * N <
|
= M 1 L * N <
|
= J 4 @ I h J 5 H I O = < C
|
= J 4 @ I h J 5 H I O = < C
|
= b O J 6 H I 7 @ I D J J 6 H I
|
= b O J 6 H I 7 @ I D J J 6 H I
|
J J
|
J J
|
J g
|
J g
|
8 s
|
8 s
|
H
|
H
|
I
|
I
|
<
|
<
|
|
|
=
|
=
|
P P l @ ' A D ! & 3 = V ] d k r y ) 8 G V e t
|
P P l @ ' A D ! & 3 = V ] d k r y ) 8 G V e t
|
( 7 F U d s $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E S a o } % < I W e s = I T _ j v &
|
( 7 F U d s $ 2 @ $ 2 @ N e s - D R ` n | ' 5 C Q h v - E S a o } % < I W e s = I T _ j v &
|
8
|
8
|
D
|
D
|
R
|
R
|
`
|
`
|
n
|
n
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
$ 2
|
$ 2
|
6 F V f v
B
J
N
R
2 8 @ D H \ j p x | 1 9 = A U f q w & 8 D H L U ` p
7 C M Z g t 0 4 H L ` d $ D H h l atahost.o/ 1223831541 500 500 100664 32616 `
|
6 F V f v
B
J
N
R
2 8 @ D H \ j p x | 1 9 = A U f q w & 8 D H L U ` p
7 C M Z g t 0 4 H L ` d $ D H h l atahost.o/ 1223831541 500 500 100664 32616 `
|
ELF hQ 4 ( UUEP]fUUEP ]fUSU wi M []USU wi M []Í ' USU wi M []UUE]Ív USU wi M []USU wi M [] U]ǁ Í UVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ @ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ P D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ 0 D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ P D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ @ D$ D$4$D$ D$ 4$D$ D$[^]Í USU w i M []Ít& D$2 D$ D$ $[]Ð& USU Bwi M []Ð D$2 D$ D$ $[]Ð& Uuu] ~* D$% D$ D$ $Ep]u]Ít& U]E u v ]u]Ð$iք M uً D$" D$ D$ $$& ' U(] u}} v]u}]Ív iƄ U t"$ MiƄ DŽ <$iք M u D$" D$ D$ $$US E v D$ D$ $[]Í USE = w UB"[]ÉD$ D$ $[]Ít& USE = w UB![]ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USU BwEP[]Í& D$ T$ $E@ []fU(uu]} Fu]u}]Í& D$ F D$ D$G $F$D$ D$G $F(D$ D$G $F,D$ D$G $~hF0D$ D$G $F4D$ D$G $~&F8D$ D$G $F
|
ELF hQ 4 ( UUEP]fUUEP ]fUSU wi M []USU wi M []Í ' USU wi M []UUE]Ív USU wi M []USU wi M [] U]ǁ Í UVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ @ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ P D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ 0 D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ P D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ @ D$ D$4$D$ D$ 4$D$ D$[^]Í USU w i M []Ít& D$2 D$ D$ $[]Ð& USU Bwi M []Ð D$2 D$ D$ $[]Ð& Uuu] ~* D$% D$ D$ $Ep]u]Ít& U]E u v ]u]Ð$iք M uً D$" D$ D$ $$& ' U(] u}} v]u}]Ív iƄ U t"$ MiƄ DŽ <$iք M u D$" D$ D$ $$US E v D$ D$ $[]Í USE = w UB"[]ÉD$ D$ $[]Ít& USE = w UB![]ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USE = w UB []ÉD$ D$ $[]Ít& USU BwEP[]Í& D$ T$ $E@ []fU(uu]} Fu]u}]Í& D$ F D$ D$G $F$D$ D$G $F(D$ D$G $F,D$ D$G $~hF0D$ D$G $F4D$ D$G $~&F8D$ D$G $F
|
t$$]u}]Í 4$㍴& ' UVSu VFN F$ F V(V"F@ F F F!N,N0N4 F V8V<D ȉD$D$FH$4$D$ [^]Ðt& U8uu] }@ My$ ym@ y Q A4% T
|
t$$]u}]Í 4$㍴& ' UVSu VFN F$ F V(V"F@ F F F!N,N0N4 F V8V<D ȉD$D$FH$4$D$ [^]Ðt& U8uu] }@ My$ ym@ y Q A4% T
|
T$T$UB$E t$D$EH$]u}]Ít& UD$ D$ B$
|
T$T$UB$E t$D$EH$]u}]Ít& UD$ D$ B$
|
T$T$UB$XiE MAX MA0 t& UB,̍T
|
T$T$UB$XiE MAX MA0 t& UB,̍T
|
M% T$T$A$
U EP@ M UJ<E MA8 tMM E T$$ D$ ʼnD$% D$D$ D$ D$U EP4 tMM E T$$ D$ ʼnD$% D$D$ D$ D$U EP04 tMM E T$$ D$ ʼnD$% D$D$ D$ D$U EP,E MA(A $E`( uAU EP$tHD$ $oED$ H$TM D$ D$T$L$$ 뒐& U(uu] }} @ t0$ yJ@uP~JO G4t& 9 D$ D$ G$
|
M% T$T$A$
U EP@ M UJ<E MA8 tMM E T$$ D$ ʼnD$% D$D$ D$ D$U EP4 tMM E T$$ D$ ʼnD$% D$D$ D$ D$U EP04 tMM E T$$ D$ ʼnD$% D$D$ D$ D$U EP,E MA(A $E`( uAU EP$tHD$ $oED$ H$TM D$ D$T$L$$ 뒐& U(uu] }} @ t0$ yJ@uP~JO G4t& 9 D$ D$ G$
|
% T$T$G$GHt$$볐 t& G0뮍v ~GD& 눍 t& rG<& ev t& RG8& Ev t& 2G4& %v t& G0& v G,t& v G(t& v t+G$T$$ D$ D$ D$G$v ' UWVS $PA P D$PA D$ $ F F F F F F F F F F!F"dž $
|
% T$T$G$GHt$$볐 t& G0뮍v ~GD& 눍 t& rG<& ev t& RG8& Ev t& 2G4& %v t& G0& v G,t& v G(t& v t+G$T$$ D$ D$ D$G$v ' UWVS $PA P D$PA D$ $ F F F F F F F F F F!F"dž $
|
t ata_@filef@0 dž dž dž dž dž dž dž,A $
|
t ata_@filef@0 dž dž dž dž dž dž dž,A $
|
t ata_@filef@1 $A DA dž0A dž8A dž $ > $ > I & I : ;
|
t ata_@filef@1 $A DA dž0A dž8A dž $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
! I/ ' I : ; : ; : ;
: ; I : ; (
' I < ' I .: ;' @ : ;I
|
! I/ ' I : ; : ; : ;
: ; I : ; (
' I < ' I .: ;' @ : ;I
|
4 : ;I : ;I !.? : ;@ "4 : ;I #4 : ;I
|
4 : ;I : ;I !.? : ;@ "4 : ;I #4 : ;I
|
$.: ; ' @ % : ; I
|
$.: ; ' @ % : ; I
|
&4 : ; I ' : ; I ( : ; I ) *4 : ; I +4 I4
|
&4 : ; I ' : ; I ( : ; I ) *4 : ; I +4 I4
|
,& I -.: ; ' I@ ..: ;' I@ /4 : ;I 0 1.? : ; ' @ 24 : ; I 34 : ;I
|
,& I -.: ; ' I@ ..: ;' I@ /4 : ;I 0 1.? : ; ' @ 24 : ; I 34 : ;I
|
44 : ; I? < 5! x : 0 int N S , v ( 8v i
|
44 : ; I? < 5! x : 0 int N S , v ( 8v i
|
S 1Z \ 2: 40 . 1 U -
|
S 1Z \ 2: 40 . 1 U -
|
A #
|
A #
|
x #
|
x #
|
#
|
#
|
F #
|
F #
|
#
|
#
|
#
|
#
|
#
|
#
|
)
|
)
|
#
|
#
|
n #
|
n #
|
|
|
#$
|
#$
|
#(
|
#(
|
#,
|
#,
|
4 " #0
|
4 " #0
|
$ #4
|
$ #4
|
&A #8
|
&A #8
|
*A #<
|
*A #<
|
> , #@
|
> , #@
|
|
|
|
|
0: #D
|
0: #D
|
1h #F
|
1h #F
|
" 2 #G
|
" 2 #G
|
& 6 #H
|
& 6 #H
|
? #L
|
? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
8 NA #h
|
8 NA #h
|
|
|
P #l 6 m # # A #
S 7
S 7 ' 0 } M # dev A # A # T A # q # #@ T #@ . A #@ 0 #@ 0 #@lba #@ 3 A #@ | U #@
7 yU # t [ #@ A #@ A i #@ # ! # X #
# # ] # # D # # # #
|
P #l 6 m # # A #
S 7
S 7 ' 0 } M # dev A # A # T A # q # #@ T #@ . A #@ 0 #@ 0 #@lba #@ 3 A #@ | U #@
7 yU # t [ #@ A #@ A i #@ # ! # X #
# # ] # # D # # # #
|
i A # > A # A # A # A # N A # c A # , ? # 6
|
i A # > A # A # A # A # N A # c A # , ? # 6
|
# A # # # A # H 0 # 0 # ɮ # 9 0 #$pio 0 #( A. . #
> 7 $ # # # # # f # k #txb # rxb # PA m oA # K r #mem u> #irq xA # $ {A #rev ~A # A # # # f # # # #! #" t > #$ #H ' u>
|
# A # # # A # H 0 # 0 # ɮ # 9 0 #$pio 0 #( A. . #
> 7 $ # # # # # f # k #txb # rxb # PA m oA # K r #mem u> #irq xA # $ {A #rev ~A # A # # # f # # # #! #" t > #$ #H ' u>
|
z> # ,
|
z> # ,
|
{ #
|
{ #
|
| #
|
| #
|
} # c
|
} # c
|
~ #
|
~ #
|
A #log
|
A #log
|
#ops
|
#ops
|
^ #
|
^ #
|
^ #h T ; + # # D # # ! A # Q # p A # A # v # ] v #( ; #0 ^ a #8 A #< = A #@ A #D v #H 1 A #P v # 6 v # A # A # A # A # h # T A # ! # s ; #
A 7 T >
|
^ #h T ; + # # D # # ! A # Q # p A # A # v # ] v #( ; #0 ^ a #8 A #< = A #@ A #D v #H 1 A #P v # 6 v # A # A # A # A # h # T A # ! # s ; #
A 7 T >
|
sim D # cpu B #T ̑ #pcuc #| w
|
sim D # cpu B #T ̑ #pcuc #| w
|
ڮ A v %
|
ڮ A v %
|
* # # ! #dat # - # 3 # ! ; '
|
* # # ! #dat # - # 3 # ! ; '
|
s ^ I b L
|
s ^ I b L
|
Ou
|
Ou
|
R #
|
R #
|
S #
|
S #
|
T #
|
T #
|
W # i
|
W # i
|
X # u
|
X # u
|
Y #
|
Y #
|
\ # 4
|
\ # 4
|
] #
|
] #
|
^
# @
|
^
# @
|
a #$
|
a #$
|
b #( F
|
b #( F
|
c #,
|
c #,
|
h #0
|
h #0
|
i
#4 ?
|
i
#4 ?
|
l #8
|
l #8
|
m #<
|
m #<
|
pA #@
|
pA #@
|
qA #Dlog
|
qA #Dlog
|
tH #H u
= ^
val <>
|
tH #H u
= ^
val <>
|
dat < ata >^
D ,
val C>
|
dat < ata >^
D ,
val C>
|
dat C ata E^
! P X
val >
|
dat C ata E^
! P X
val >
|
dat ata ^
P 2 val >
|
dat ata ^
P 2 val >
|
dat ata ^
w val >
|
dat ata ^
w val >
|
dat ata
|
dat ata
|
^
( val >
|
^
( val >
|
dat ata ^
D val >
|
dat ata ^
D val >
|
p dat ata ^
0 E val >
|
p dat ata ^
0 E val >
|
dat ata !^
p0 J } val o>
|
dat ata !^
p0 J } val o>
|
dat o !H P "sec 3 m W 8 / val U>
|
dat o !H P "sec 3 m W 8 / val U>
|
[ dat V ata X^
>@ o 1 val <>
|
[ dat V ata X^
>@ o 1 val <>
|
dat = ata ?^
d v val c>
|
dat = ata ?^
d v val c>
|
dat c ata e^
( val '>
|
dat c ata e^
( val '>
|
dat ' / ata )^
e ` O val >
|
dat ' / ata )^
e ` O val >
|
{ dat ata ^
R g` ; val f>
|
{ dat ata ^
R g` ; val f>
|
dat f val >
|
dat f val >
|
dat ata ^
L / val >
|
dat ata ^
L / val >
|
[ dat ata ^
n P o
|
[ dat ata ^
n P o
|
val >
|
val >
|
dat ata ^
Z O val >
|
dat ata ^
Z O val >
|
dat ata ^
< val >
|
dat ata ^
< val >
|
dat ata ^
@ / val >
|
dat ata ^
@ / val >
|
[ dat ata ^
q o val p>
|
[ dat ata ^
q o val p>
|
dat p ata r^
J K >
|
dat p ata r^
J K >
|
c val J>
|
c val J>
|
dat J ata L^
@
|
dat J ata L^
@
|
dat ata ^
Q dat } ata ^
#ops ^ $r ; [
%dat : &ata <^
$- `
' ' A (dat &ata ^
)
|
dat ata ^
Q dat } ata ^
#ops ^ $r ; [
%dat : &ata <^
$- `
' ' A (dat &ata ^
)
|
W *Y * )p *Y * ) # *Y * ) *Y * +z U H ,s 9 - j ' i (dat i * &ata k^
) y *Y v * v +z @ .` { p ` new |^
)J m / % /` 0 / % /` 1 Yp 0 (dat X &ata Z^
S @ 7
|
W *Y * )p *Y * ) # *Y * ) *Y * +z U H ,s 9 - j ' i (dat i * &ata k^
) y *Y v * v +z @ .` { p ` new |^
)J m / % /` 0 / % /` 1 Yp 0 (dat X &ata Z^
S @ 7
|
0
S U 7 E 2y 6i 3O 90 4\ 4 4R 4T
S 5 4 6 9
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../../cpu/common ../.. ../../support atahost.c stddef.h types.h stdint.h arch.h stdio.h libio.h atadevice.h atahost.h abstract.h sim-config.h debug.h >N>J"#<"/"@>\"@" < t0"0$$$$$$$$$$$$$$$$$$$$$$~MZB*\MBr*~Z**?t>* ?:h/~ M{gzffM{gzffM{gzffM{gzffM{gzffM{gzffM{gzfOLgyʣFtn<&.=h0myJ@uvx.>B!!h.{t]gHusBMxt7E?==z<>@8 v?
|
0
S U 7 E 2y 6i 3O 90 4\ 4 4R 4T
S 5 4 6 9
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../../cpu/common ../.. ../../support atahost.c stddef.h types.h stdint.h arch.h stdio.h libio.h atadevice.h atahost.h abstract.h sim-config.h debug.h >N>J"#<"/"@>\"@" < t0"0$$$$$$$$$$$$$$$$$$$$$$~MZB*\MBr*~Z**?t>* ?:h/~ M{gzffM{gzffM{gzffM{gzffM{gzffM{gzffM{gzfOLgyʣFtn<&.=h0myJ@uvx.>B!!h.{t]gHusBMxt7E?==z<>@8 v?
|
* 0xfa5yXvXvXuhrYvy5@&iW1X1zֽ9O.*oq6 =,0lvguuuvKKKLKKL#agg )z.bU*{Lvg ata enabled baseaddr irq dev_id rev pio_mode0_t1 pio_mode0_t2 pio_mode0_t4 pio_mode0_teoc dma_mode0_tm dma_mode0_td dma_mode0_teoc device enddevice type file size packet heads sectors firmware mwdma pio Device %d out-of-range
|
* 0xfa5yXvXvXuhrYvy5@&iW1X1zֽ9O.*oq6 =,0lvguuuvKKKLKKL#agg )z.bU*{Lvg ata enabled baseaddr irq dev_id rev pio_mode0_t1 pio_mode0_t2 pio_mode0_t4 pio_mode0_teoc dma_mode0_tm dma_mode0_td dma_mode0_teoc device enddevice type file size packet heads sectors firmware mwdma pio Device %d out-of-range
|
|
|
OCIDEC-%1d at: 0x%08x
|
OCIDEC-%1d at: 0x%08x
|
ATA CTRL : 0x%08X
|
ATA CTRL : 0x%08X
|
ATA STAT : 0x%08x
|
ATA STAT : 0x%08x
|
ATA PCTR : 0x%08x
|
ATA PCTR : 0x%08x
|
ATA FCTR0 : 0x%08x
|
ATA FCTR0 : 0x%08x
|
ATA FCTR1 : 0x%08x
|
ATA FCTR1 : 0x%08x
|
ATA DTR0 : 0x%08x
|
ATA DTR0 : 0x%08x
|
ATA DTR1 : 0x%08x
|
ATA DTR1 : 0x%08x
|
ATA TXD : 0x%08x
|
ATA TXD : 0x%08x
|
ATA RXD : 0x%08x
|
ATA RXD : 0x%08x
|
Read control register: %x
|
Read control register: %x
|
02207031 Warning: invalid ATA programmed I/O mode: ignored
|
02207031 Warning: invalid ATA programmed I/O mode: ignored
|
Warning: invalid ATA multi-word DMA mode: ignored
|
Warning: invalid ATA multi-word DMA mode: ignored
|
Warning: ATA rev > 4 bits: truncated
|
Warning: ATA rev > 4 bits: truncated
|
Peripheral ATA: Run out of memory
|
Peripheral ATA: Run out of memory
|
Peripheral ATA: Invalid dma_mode0_teoc: %d
|
Peripheral ATA: Invalid dma_mode0_teoc: %d
|
Peripheral ATA: Invalid dma_mode0_td: %d
|
Peripheral ATA: Invalid dma_mode0_td: %d
|
Peripheral ATA: Invalid dma_mode0_tm: %d
|
Peripheral ATA: Invalid dma_mode0_tm: %d
|
Peripheral ATA: Invalid pio_mode0_teoc: %d
|
Peripheral ATA: Invalid pio_mode0_teoc: %d
|
Peripheral ATA: Invalid pio_mode0_t4: %d
|
Peripheral ATA: Invalid pio_mode0_t4: %d
|
Peripheral ATA: Invalid pio_mode0_t2: %d
|
Peripheral ATA: Invalid pio_mode0_t2: %d
|
Peripheral ATA: Invalid pio_mode0_t1: %d
|
Peripheral ATA: Invalid pio_mode0_t1: %d
|
Peripheral ATA: Unknown device id %d, useing 1
|
Peripheral ATA: Unknown device id %d, useing 1
|
Writting control register: %x
|
Writting control register: %x
|
PCTR: Toec = %d, t4 = %d, t2 = %d, t1 = %d
|
PCTR: Toec = %d, t4 = %d, t2 = %d, t1 = %d
|
PFTR0: Toec = %d, t4 = %d, t2 = %d, t1 = %d
|
PFTR0: Toec = %d, t4 = %d, t2 = %d, t1 = %d
|
PFTR1: Toec = %d, t4 = %d, t2 = %d, t1 = %d
|
PFTR1: Toec = %d, t4 = %d, t2 = %d, t1 = %d
|
ata_write32 ata_read32 | AB
AB
0 AB
A P 3 AB
A 0 AB
A
AB
0 AB
A 0 AB
A 0 LB
P z AB
B h AB
D @ h AB
D \ AB
FF AB
FQ AB
FQ ` D AB
A L AB
D L AB
D P L AB
D L AB
D L AB
D @ L AB
D L AB
D ^ AB
D @
|
ata_write32 ata_read32 | AB
AB
0 AB
A P 3 AB
A 0 AB
A
AB
0 AB
A 0 AB
A 0 LB
P z AB
B h AB
D @ h AB
D \ AB
FF AB
FQ AB
FQ ` D AB
A L AB
D L AB
D P L AB
D L AB
D L AB
D @ L AB
D L AB
D ^ AB
D @
|
s AB
FI AB
FI AB
E `
x AB
FFN AB
FFN AB
C p 3 AB
D t t u t t u ! t! # t# P u = P Q tQ S tS u P m t t u t t u t t u t t 0 u 0 < t< > t> J u P Q tQ S tS u V t t 8 u @ A tA C tC u @ ] t t u t t u 5 \ \ u t t ` u ` u ` a ta c tc u ` t t u t t L u P Q tQ S tS u P l t t u t t < u @ A tA C tC u @ \ t t u t t >
|
s AB
FI AB
FI AB
E `
x AB
FFN AB
FFN AB
C p 3 AB
D t t u t t u ! t! # t# P u = P Q tQ S tS u P m t t u t t u t t u t t 0 u 0 < t< > t> J u P Q tQ S tS u V t t 8 u @ A tA C tC u @ ] t t u t t u 5 \ \ u t t ` u ` u ` a ta c tc u ` t t u t t L u P Q tQ S tS u P l t t u t t < u @ A tA C tC u @ \ t t u t t >
|
u @
|
u @
|
A
|
A
|
tA
|
tA
|
C
|
C
|
tC
|
tC
|
u @
|
u @
|
d
|
d
|
d
|
d
|
j
|
j
|
Vj
|
Vj
|
q
|
q
|
uq
|
uq
|
V t t u { V{ u V t t [
u `
a
ta
c
tc
u `
V u V `
P
; _ x x u `
u 3 3 u t t u ` V` g ug V c Wc g u g W t t p u p q tq s ts u p R u * } reg_ata_sec ata_int heads_per_cylinder sec_end params _shortbuf addr_mask _IO_lock_t conf write_dat32 stderr __dbch ata_sec_start _IO_buf_end __FUNCTION__ ata_size dmarq mem_cycles _IO_write_end unsigned int next ata_irq ata_packet _flags ata_pio_mode0_t1 ata_pio_mode0_t2 __ORSIM_DBCL_FIXME writeprog32 paramt_none ata_enabled _markers loadcycles heads daspi dbuf_cnt error daspo read_dat16 regs __orsim_dbch___default ata_devices pctr ata_mwdma readfunc8 dataport_i device device_head uint32_t stdout _IO_save_end ata_sectors __len readfunc16 device_control fout mdelay long long unsigned int file fexe_log host ata_start_device size_mask ata_pio read_dat32 size_sect _IO_backup_base __orsim_dbch_ata _offset internals ctrl int_val delayw writefunc8 iordy value time_point _fileno stat addr_val pftr0 pftr1 iprompt_run ata_type paramt_longlong size_t sigs _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 pio_mode _pos ata_device hazardwait pdiagi pdiago storecycles valid dev_sel longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode intrq sector_count filename ata_pio_mode0_teoc _IO_marker _IO_read_ptr sectors_per_track uint8_t status supercycles vapi fmprof sector_number oraddr_t _IO_write_base long long int paramt_int dma_mode0_td _IO_save_base dma_mode0_tm param_t ata_write32 mwdma writeprog32_dat conf_dev cylinder_high pio_mode0_t4 __ORSIM_DEBUG_CLASS direct_ops paramt_word __quad_t __dbcl size command instructions __pad1 __pad2 __pad3 __pad4 __pad5 ata_read32 paramt_addr _vtable_offset features sec_start dev_id fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t ata_file ata_dma_mode0_tm stalled ata_host dma_mode0_teoc ata_dma_mode0_teoc ata_firmware ata_enddevice _IO_read_end pio_mode0_teoc enabled pio_mode0_t1 pio_mode0_t2 short int dbuf_ptr long int dev_memarea nr_sect config_param reg_ata_sec dma_mode end_cycles vapi_file ata_reset end_t_func write_dat16 str_val writeprog8 ata_status GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val name ata_baseaddr mem_ops read_dat8 ata_heads firmware sectors init _lock long unsigned int _old_offset ata_dev_id _IO_FILE ext_int dtr0 dtr1 iprompt ../../peripheral/atahost.c packet ata_int type unsigned char devices _sbuf ata_pio_mode0_t4 _IO_write_ptr config_section delayr paramt_str ata_sec_end reset_cycles addr cylinder_low state writefunc16 write_dat8 baseaddr server_port __retval __off_t dbuf signed char ata_rev short unsigned int ata_dma_mode0_td addr_compare writefunc32 double cycles _chain FILE writeprog8_dat _flags2 __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base stream GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group ) 4 ) < } P d 8 % + 0 B > l R . N y
|
V t t u { V{ u V t t [
u `
a
ta
c
tc
u `
V u V `
P
; _ x x u `
u 3 3 u t t u ` V` g ug V c Wc g u g W t t p u p q tq s ts u p R u * } reg_ata_sec ata_int heads_per_cylinder sec_end params _shortbuf addr_mask _IO_lock_t conf write_dat32 stderr __dbch ata_sec_start _IO_buf_end __FUNCTION__ ata_size dmarq mem_cycles _IO_write_end unsigned int next ata_irq ata_packet _flags ata_pio_mode0_t1 ata_pio_mode0_t2 __ORSIM_DBCL_FIXME writeprog32 paramt_none ata_enabled _markers loadcycles heads daspi dbuf_cnt error daspo read_dat16 regs __orsim_dbch___default ata_devices pctr ata_mwdma readfunc8 dataport_i device device_head uint32_t stdout _IO_save_end ata_sectors __len readfunc16 device_control fout mdelay long long unsigned int file fexe_log host ata_start_device size_mask ata_pio read_dat32 size_sect _IO_backup_base __orsim_dbch_ata _offset internals ctrl int_val delayw writefunc8 iordy value time_point _fileno stat addr_val pftr0 pftr1 iprompt_run ata_type paramt_longlong size_t sigs _IO_read_base runtime stdin __ORSIM_DBCL_ERR cycle_duration _next readfunc32 pio_mode _pos ata_device hazardwait pdiagi pdiago storecycles valid dev_sel longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode intrq sector_count filename ata_pio_mode0_teoc _IO_marker _IO_read_ptr sectors_per_track uint8_t status supercycles vapi fmprof sector_number oraddr_t _IO_write_base long long int paramt_int dma_mode0_td _IO_save_base dma_mode0_tm param_t ata_write32 mwdma writeprog32_dat conf_dev cylinder_high pio_mode0_t4 __ORSIM_DEBUG_CLASS direct_ops paramt_word __quad_t __dbcl size command instructions __pad1 __pad2 __pad3 __pad4 __pad5 ata_read32 paramt_addr _vtable_offset features sec_start dev_id fprof hush reset_instructions __ORSIM_DBCL_TRACE uint16_t ata_file ata_dma_mode0_tm stalled ata_host dma_mode0_teoc ata_dma_mode0_teoc ata_firmware ata_enddevice _IO_read_end pio_mode0_teoc enabled pio_mode0_t1 pio_mode0_t2 short int dbuf_ptr long int dev_memarea nr_sect config_param reg_ata_sec dma_mode end_cycles vapi_file ata_reset end_t_func write_dat16 str_val writeprog8 ata_status GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val name ata_baseaddr mem_ops read_dat8 ata_heads firmware sectors init _lock long unsigned int _old_offset ata_dev_id _IO_FILE ext_int dtr0 dtr1 iprompt ../../peripheral/atahost.c packet ata_int type unsigned char devices _sbuf ata_pio_mode0_t4 _IO_write_ptr config_section delayr paramt_str ata_sec_end reset_cycles addr cylinder_low state writefunc16 write_dat8 baseaddr server_port __retval __off_t dbuf signed char ata_rev short unsigned int ata_dma_mode0_td addr_compare writefunc32 double cycles _chain FILE writeprog8_dat _flags2 __ORSIM_DBCL_WARN _cur_column __off64_t _unused2 _IO_buf_base stream GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group ) 4 ) < } P d 8 % + 0 B > l R . N y
|
^ 2 G2 m 2 84 6 | y 8 `} < wE . P E X 0 E =
|
^ 2 G2 m 2 84 6 | y 8 `} < wE . P E X 0 E =
|
P - /P 3P 7P 7P 0 @V } _
|
P - /P 3P 7P 7P 0 @V } _
|
0 ) 2 P 3 ; 0 F
R 0 \ 0 h 0 v ^ \ L @ L L L P L L L ` D / 8 E @ h O h
W @
|
0 ) 2 P 3 ; 0 F
R 0 \ 0 h 0 v ^ \ L @ L L L P L L L ` D / 8 E @ h O h
W @
|
s b m `
x y $ 1 > K Z g t ! ' -
3 4
9 h
?
E K
Q
W
] 8
c d
i
o
u
{ ) @ W n
d
8
_
1 e x X h # X ) 8 / 5 ; A G ^ t P z ! 1 F X i w p 3 atahost.c ata_baseaddr ata_irq ata_type conf_dev ata_size ata_packet ata_enabled ata_heads ata_sectors ata_enddevice ata_sec_end ata_sec_start ata_dev_id ata_rev ata_pio_mode0_t1 ata_pio_mode0_t2 ata_pio_mode0_t4 ata_pio_mode0_teoc ata_dma_mode0_tm ata_dma_mode0_td ata_dma_mode0_teoc ata_start_device ata_file ata_firmware ata_mwdma ata_pio ata_status ata_read32 ata_write32 ata_reset __FUNCTION__.3720 __FUNCTION__.3648 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC19 .LC20 .LC21 .LC22 .LC23 .LC24 .LC25 .LC26 .LC27 .LC28 .LC29 .LC30 .LC31 .LC32 .LC33 .LC34 .LC35 .LC36 .LC37 .LC38 .LC39 .LC40 .LC41 .LC42 .LC43 .LC44 .LC45 .LC46 .LC50 .LC49 .LC48 .LC47 .LC51 .LC52 .L105 .L123 .L106 .L107 .L108 .L109 .L110 .L111 .L112 .L130 .L129 .L131 .L132 .L133 .L134 .L135 .L136 .L137 __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ __i686.get_pc_thunk.cx reg_ata_sec reg_config_sec reg_config_param stderr fwrite __strdup exit free fprintf runtime ata_devices_init reg_mem_area reg_sim_reset reg_sim_stat adjust_rw_delay ata_devices_hw_reset ata_devices_write __orsim_dbch_ata orsim_dbg_log clear_interrupt ata_devices_read malloc memset ata_int report_interrupt ( } .
|
s b m `
x y $ 1 > K Z g t ! ' -
3 4
9 h
?
E K
Q
W
] 8
c d
i
o
u
{ ) @ W n
d
8
_
1 e x X h # X ) 8 / 5 ; A G ^ t P z ! 1 F X i w p 3 atahost.c ata_baseaddr ata_irq ata_type conf_dev ata_size ata_packet ata_enabled ata_heads ata_sectors ata_enddevice ata_sec_end ata_sec_start ata_dev_id ata_rev ata_pio_mode0_t1 ata_pio_mode0_t2 ata_pio_mode0_t4 ata_pio_mode0_teoc ata_dma_mode0_tm ata_dma_mode0_td ata_dma_mode0_teoc ata_start_device ata_file ata_firmware ata_mwdma ata_pio ata_status ata_read32 ata_write32 ata_reset __FUNCTION__.3720 __FUNCTION__.3648 .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC19 .LC20 .LC21 .LC22 .LC23 .LC24 .LC25 .LC26 .LC27 .LC28 .LC29 .LC30 .LC31 .LC32 .LC33 .LC34 .LC35 .LC36 .LC37 .LC38 .LC39 .LC40 .LC41 .LC42 .LC43 .LC44 .LC45 .LC46 .LC50 .LC49 .LC48 .LC47 .LC51 .LC52 .L105 .L123 .L106 .L107 .L108 .L109 .L110 .L111 .L112 .L130 .L129 .L131 .L132 .L133 .L134 .L135 .L136 .L137 __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ __i686.get_pc_thunk.cx reg_ata_sec reg_config_sec reg_config_param stderr fwrite __strdup exit free fprintf runtime ata_devices_init reg_mem_area reg_sim_reset reg_sim_stat adjust_rw_delay ata_devices_hw_reset ata_devices_write __orsim_dbch_ata orsim_dbg_log clear_interrupt ata_devices_read malloc memset ata_int report_interrupt ( } .
|
~ 4 X } ^
|
~ 4 X } ^
|
~ d }
|
~ d }
|
~ }
|
~ }
|
~ }
|
~ }
|
~ 1 7
|
~ 1 7
|
~ A V } \
|
~ A V } \
|
~ e o y 3 4 5 6 7 # 8 7 = G 9 [ a k : ; < = > ? 3 9 C @ W ] g A { B C D E F / 5 ? G S Y c H w } I J }
|
~ e o y 3 4 5 6 7 # 8 7 = G 9 [ a k : ; < = > ? 3 9 C @ W ] g A { B C D E F / 5 ? G S Y c H w } I J }
|
~
|
~
|
& K . K } Q
|
& K . K } Q
|
~ _ z L }
|
~ _ z L }
|
~ M } #
|
~ M } #
|
~ , D ^ z N }
|
~ , D ^ z N }
|
~ , H N P \ e } k
|
~ , H N P \ e } k
|
~ z O }
|
~ z O }
|
~ P }
|
~ P }
|
~ . Q 8 B [ } a
|
~ . Q 8 B [ } a
|
~ ~ R }
|
~ ~ R }
|
~ S }
|
~ S }
|
~ T ( 2 K } Q
|
~ T ( 2 K } Q
|
~ n U x }
|
~ n U x }
|
~ V }
|
~ V }
|
~
|
~
|
W
|
W
|
*
|
*
|
S
|
S
|
} Y
|
} Y
|
|
|
~
|
~
|
|
|
X
|
X
|
|
|
Y
|
Y
|
|
|
Z
|
Z
|
|
|
[
|
[
|
\ ! ] 0 G ^ V c _ r ` a }
|
\ ! ] 0 G ^ V c _ r ` a }
|
~ J S _ e q }
|
~ J S _ e q }
|
~ @
P
p
} v
|
~ @
P
p
} v
|
~
* 6 ( l @ b J ( S g c ( d ( O a e ( }
|
~
* 6 ( l @ b J ( S g c ( d ( O a e ( }
|
~ O ( z f ( }
|
~ O ( z f ( }
|
~ R o g < X N ` l { }
|
~ R o g < X N ` l { }
|
~ / / / ! & / 3 / = / V / ] / d / k / r / y / / / / / / / / / / / / / / / % / 4 / C / R / a / p / / / / / / / / / / / / $ / 3 / B / Q / ` / o / ~ / / / / / / / / % / A / O / ] / k / z / / / / / /
/ / ( / 7 / F / d / r / / / / / / / / / / / / # / 1 / ? / M / [ / r / / / / / / / / / / / / G / U / c / q / / / / / / / / ' / 5 / C / Q / _ / m / { / / / / / / / / / / / 0 / M / [ / i / w / / / / / / / / / / / / / - / > / K / Y / g / u / / / / / / / / "
|
~ / / / ! & / 3 / = / V / ] / d / k / r / y / / / / / / / / / / / / / / / % / 4 / C / R / a / p / / / / / / / / / / / / $ / 3 / B / Q / ` / o / ~ / / / / / / / / % / A / O / ] / k / z / / / / / /
/ / ( / 7 / F / d / r / / / / / / / / / / / / # / 1 / ? / M / [ / r / / / / / / / / / / / / G / U / c / q / / / / / / / / ' / 5 / C / Q / _ / m / { / / / / / / / / / / / 0 / M / [ / i / w / / / / / / / / / / / / / - / > / K / Y / g / u / / / / / / / / "
|
/ ?
|
/ ?
|
/ K
|
/ K
|
/ V
|
/ V
|
/ a
|
/ a
|
/ l
|
/ l
|
/ x
|
/ x
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/
|
/ ( / : / F / L / R / X / _ / k / y / / / / / / / / / / / / ! / / / = / K / Y /
/ #
'
+
, e
/ m
q
u
,
/
,
,
/
, , 3 / ; ? C , W , x / , / , , /
, % , F / N R V , / , , / , , / , , 2 / : > B , V , w / , , , / , , , / , ' , < / D H L , ` , / , , / , , / , / , P / X \ ` , t , / , , / , , / ' + / , C , d / l p t , , / , , / , / ! , * / 4 , 9 / C , R , b f o / z / / / / / / / / ( / / $ , - / 7 , F , V Z c / n / z / ( / , / / / / /
, , [ / e o / | / / / / / F h i i i j i i i k $ i ( i , i 0 l 4 i 8 i < i @ m D i H i L i P n T i X i \ i ` o d i h i l i p i t i x i | i i i i i i i i i i i i i i i i i i i i i i i i i i i i i p q r r r s r r r t r r r $ u ( r , r 0 r 4 v 8 r < r @ r D w H r L r P r T x X r \ r ` r d r h r l r p r t r x r | r r r r r r r r r r r r r r r r r r r r r r r r r r y + 0 + 4 H + L d + h + + + + + + $ + ( @ + D \ + ` | + + + + + + , + 0 H + L d + h + + + + + + < + @ ` + d + atadevice.o/ 1223831542 500 500 100664 27280 `
|
/ ( / : / F / L / R / X / _ / k / y / / / / / / / / / / / / ! / / / = / K / Y /
/ #
'
+
, e
/ m
q
u
,
/
,
,
/
, , 3 / ; ? C , W , x / , / , , /
, % , F / N R V , / , , / , , / , , 2 / : > B , V , w / , , , / , , , / , ' , < / D H L , ` , / , , / , , / , / , P / X \ ` , t , / , , / , , / ' + / , C , d / l p t , , / , , / , / ! , * / 4 , 9 / C , R , b f o / z / / / / / / / / ( / / $ , - / 7 , F , V Z c / n / z / ( / , / / / / /
, , [ / e o / | / / / / / F h i i i j i i i k $ i ( i , i 0 l 4 i 8 i < i @ m D i H i L i P n T i X i \ i ` o d i h i l i p i t i x i | i i i i i i i i i i i i i i i i i i i i i i i i i i i i i p q r r r s r r r t r r r $ u ( r , r 0 r 4 v 8 r < r @ r D w H r L r P r T x X r \ r ` r d r h r l r p r t r x r | r r r r r r r r r r r r r r r r r r r r r r r r r r y + 0 + 4 H + L d + h + + + + + + $ + ( @ + D \ + ` | + + + + + + , + 0 H + L d + h + + + + + + < + @ ` + d + atadevice.o/ 1223831542 500 500 100664 27280 `
|
ELF F 4 ( U(uƍB] <8}}wQ v t+ljD$ D$ D$T$$ 6 f]u}]Ív E f f 3 uE9 džL dž@ dž< džD dž t D$ D$E$ D$Tt& ff ff u, 9 t4$f: t+ljD$ D$ D$T$$ 1 t& t+ljD$ D$ D$T$$ 7 et& I 8 Dt& t+ljD$ D$ D$T$$ 4 t& E 9 0 x{uw4 ;Ft
0 4$ t+ljD$ D$ D$T$$ 2 ]t& tE x D$ D$E$ D$Lv 4$9 l ҈9 u @9 Edž E& T$$ D$ljD$ D$ D$ $ > $ > I & I : ;
|
ELF F 4 ( U(uƍB] <8}}wQ v t+ljD$ D$ D$T$$ 6 f]u}]Ív E f f 3 uE9 džL dž@ dž< džD dž t D$ D$E$ D$Tt& ff ff u, 9 t4$f: t+ljD$ D$ D$T$$ 1 t& t+ljD$ D$ D$T$$ 7 et& I 8 Dt& t+ljD$ D$ D$T$$ 4 t& E 9 0 x{uw4 ;Ft
0 4$ t+ljD$ D$ D$T$$ 2 ]t& tE x D$ D$E$ D$Lv 4$9 l ҈9 u @9 Edž E& T$$ D$ljD$ D$ D$ $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
! I/ ' I : ; : ; : ; (
.: ;' : ;I 4 : ;I 4 I4
|
! I/ ' I : ; : ; : ; (
.: ;' : ;I 4 : ;I 4 I4
|
& I .: ; ' I 4 : ; I .: ;' @ ! : ;I " : ;I # $ 1UX Y % 1 & U '4 1 ( )4 : ;I *4 : ;I +.? : ;' @ ,.: ; ' @ - : ; I . : ; I
|
& I .: ; ' I 4 : ; I .: ;' @ ! : ;I " : ;I # $ 1UX Y % 1 & U '4 1 ( )4 : ;I *4 : ;I +.? : ;' @ ,.: ; ' @ - : ; I . : ; I
|
/.? : ; ' @ 0.: ;' I@ 14 : ;I
|
/.? : ; ' @ 0.: ;' I@ 14 : ;I
|
2.? : ;' I@ 34 : ;I 4 : ; I 54 : ; I 6 : ; I 7 1X Y 8 1UX Y 9 U :4 1 ;4 : ; I <4 : ; I? < =! Q g - 0 E int N S } 8v Q S * 1Z R 2: T 40 G 1 -
|
2.? : ;' I@ 34 : ;I 4 : ; I 54 : ; I 6 : ; I 7 1X Y 8 1UX Y 9 U :4 1 ;4 : ; I <4 : ; I? < =! Q g - 0 E int N S } 8v Q S * 1Z R 2: T 40 G 1 -
|
Z A #
|
Z A #
|
#
|
#
|
9 #
|
9 #
|
#
|
#
|
#
|
#
|
#
|
#
|
i #
|
i #
|
z #
|
z #
|
a #
|
a #
|
#$
|
#$
|
9 #(
|
9 #(
|
#,
|
#,
|
" #0
|
" #0
|
& $ #4
|
& $ #4
|
1 &A #8
|
1 &A #8
|
*A #<
|
*A #<
|
, #@
|
, #@
|
m 0: #D
|
m 0: #D
|
2 1h #F
|
2 1h #F
|
H 2 #G
|
H 2 #G
|
6 #H
|
6 #H
|
? #L
|
? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
P #l & # # A #
S 7
S 7 ' 0 } 1 # dev A # A # z A # u # ] #@ #@ K A #@ 0 #@ 0 #@lba #@ A #@ J #@
7 R yJ # x P #@ I #@ F ^ #@ m # # # 6 # # A # , # # 5 # # #
|
P #l & # # A #
S 7
S 7 ' 0 } 1 # dev A # A # z A # u # ] #@ #@ K A #@ 0 #@ 0 #@lba #@ A #@ J #@
7 R yJ # x P #@ I #@ F ^ #@ m # # # 6 # # A # , # # 5 # # #
|
^ A # A # A # 2 A # A # A # A # , # s # ] A # # # A # w 0 # L 0 # } ɮ # 0 #$pio 0 #( A# # #
3 7 X C [ Q P ` V V H 3 ` . . ` C C w T C ` y y d k ! , "adr S U ! o #C n ` > > $ 2 % & ' ' ( ' ' #= C + )__v ": \ *__x ": # Q ` # w ` E E #C n ` 7 7 $X 8 %f (1 ` 'w ' # ` # ` # 8 9 ` / / #8 p _ ` #p ` L L +f W ]
|
^ A # A # A # 2 A # A # A # A # , # s # ] A # # # A # w 0 # L 0 # } ɮ # 0 #$pio 0 #( A# # #
3 7 X C [ Q P ` V V H 3 ` . . ` C C w T C ` y y d k ! , "adr S U ! o #C n ` > > $ 2 % & ' ' ( ' ' #= C + )__v ": \ *__x ": # Q ` # w ` E E #C n ` 7 7 $X 8 %f (1 ` 'w ' # ` # ` # 8 9 ` / / #8 p _ ` #p ` L L +f W ]
|
! V
|
! V
|
"adr VS ! Vo 5 #, P
|
"adr VS ! Vo 5 #, P
|
` Z Z ,4 ` E w
|
` Z Z ,4 ` E w
|
- - A . A -2 A - A
|
- - A . A -2 A - A
|
/ P * -
|
/ P * -
|
V - A &X
|
V - A &X
|
` #
|
` #
|
` < 0N hH
|
` < 0N hH
|
N ! g 1str i 2 o
|
N ! g 1str i 2 o
|
%
!
|
%
!
|
Q "adr S 3 &p ` #5 ; ` #
|
Q "adr S 3 &p ` #5 ; ` #
|
` # 0 ` #3 b V ` #{ | ` # ` #
:
` & &
*val &
)__v : ) *__x : ( ` ` #
L
` #` r
` #
` + V N 4 M 4` MH 5fp O 5n Pa
` X X ` _ _ 7 ` ` ` S ` h h o ` n n y a , f ] + - 6dev A #[ ` 7 ( ', '7 8
%
%
9 :
:
) # P ' ' # h 'X 'c #@ x '< 'G # - ' '+ (9 f '
'
# ` # ` # @ ` Q /b p h T -
|
` # 0 ` #3 b V ` #{ | ` # ` #
:
` & &
*val &
)__v : ) *__x : ( ` ` #
L
` #` r
` #
` + V N 4 M 4` MH 5fp O 5n Pa
` X X ` _ _ 7 ` ` ` S ` h h o ` n n y a , f ] + - 6dev A #[ ` 7 ( ', '7 8
%
%
9 :
:
) # P ' ' # h 'X 'c #@ x '< 'G # - ' '+ (9 f '
'
# ` # ` # @ ` Q /b p h T -
|
S d 7
|
S d 7
|
T
S y 7 i
S 7 ~
S 7
S 7 1
S 7
S 7
S 7 ;y + < <% <
S G = < +<
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../support atadevice.c stddef.h types.h stdint.h stdio.h libio.h atadevice.h debug.h ;-:y%%[(. 8\-h"@HHHHHHH\bfq.Nf t6365d6:`::%:y:z:mge[euKZtzXl @ @@}@?a#gez8
g 6!G˽:h X;0
f0$0V0n8 /;= 'x. C!-f=v;-g9+ command register written, value = 0x%02X
|
T
S y 7 i
S 7 ~
S 7
S 7 1
S 7
S 7
S 7 ;y + < <% <
S G = < +<
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../support atadevice.c stddef.h types.h stdint.h stdio.h libio.h atadevice.h debug.h ;-:y%%[(. 8\-h"@HHHHHHH\bfq.Nf t6365d6:`::%:y:z:mge[euKZtzXl @ @@}@?a#gez8
g 6!G˽:h X;0
f0$0V0n8 /;= 'x. C!-f=v;-g9+ command register written, value = 0x%02X
|
ata_device_write, writing a command while BSY or DRQ asserted.
|
ata_device_write, writing a command while BSY or DRQ asserted.
|
cylinder high register written, value = 0x%02X
|
cylinder high register written, value = 0x%02X
|
cylinder low register written, value = 0x%02X
|
cylinder low register written, value = 0x%02X
|
data register write, value = 0x%04X, cnt = %3d
|
data register write, value = 0x%04X, cnt = %3d
|
device control register written, value = 0x%02X
|
device control register written, value = 0x%02X
|
ata_device_sw_reset initiated.
|
ata_device_sw_reset initiated.
|
device head register written, value = 0x%02X
|
device head register written, value = 0x%02X
|
features register written, value = 0x%02X
|
features register written, value = 0x%02X
|
sectorcount register written, value = 0x%02X
|
sectorcount register written, value = 0x%02X
|
sectornumber register written, value = 0x%02X
|
sectornumber register written, value = 0x%02X
|
ata_devices_write, no ata devices connected.
|
ata_devices_write, no ata devices connected.
|
ata_device_hw_reset, no devices connected.
|
ata_device_hw_reset, no devices connected.
|
ata_devices_read, no ata devices connected.
|
ata_devices_read, no ata devices connected.
|
read alternate status register: %s
|
read alternate status register: %s
|
device0 responds for device1, asr = 0x00
|
device0 responds for device1, asr = 0x00
|
cylinder_high register read, value = 0x%02X
|
cylinder_high register read, value = 0x%02X
|
cylinder_low register read, value = 0x%02X
|
cylinder_low register read, value = 0x%02X
|
data register read, value = 0x%04X, cnt = %3d
|
data register read, value = 0x%04X, cnt = %3d
|
device_head register read, value = 0x%02X
|
device_head register read, value = 0x%02X
|
error register read, value = 0x%02X
|
error register read, value = 0x%02X
|
sectorcount register read, value = 0x%02X
|
sectorcount register read, value = 0x%02X
|
sectornumber register read, value = 0x%02X
|
sectornumber register read, value = 0x%02X
|
device0 responds for device1, sr = 0x00
|
device0 responds for device1, sr = 0x00
|
ata_device, using type NO_CONNECT.
|
ata_device, using type NO_CONNECT.
|
ata_device, using device type FILE.
|
ata_device, using device type FILE.
|
ata_open_file, cannot open hd-file %s
|
ata_open_file, cannot open hd-file %s
|
ata_device; generating a new hard disk file.
|
ata_device; generating a new hard disk file.
|
This may take a while, depending on the requested size.
|
This may take a while, depending on the requested size.
|
file %s already exists. Using existing file.
|
file %s already exists. Using existing file.
|
requested filesize was: %d (MBytes).
|
requested filesize was: %d (MBytes).
|
actual filesize is: %d (MBytes).
|
actual filesize is: %d (MBytes).
|
ata_device, using device type LOCAL.
|
ata_device, using device type LOCAL.
|
Device type LOCAL is not yet supported. Defaulting to device type NO_CONNECT. Illegal device-type. Defaulting to type NO_CONNECT.
|
Device type LOCAL is not yet supported. Defaulting to device type NO_CONNECT. Illegal device-type. Defaulting to type NO_CONNECT.
|
ata_device_sw_reset done.
|
ata_device_sw_reset done.
|
Finishing reset
|
Finishing reset
|
Starting reset
|
Starting reset
|
read status register: %s
|
read status register: %s
|
rb+ wb+ ata_devices_write ata_device_write ata_device_do_command_register ata_device_do_control_register ata_devices_read ata_devices_hw_reset ata_device_init open_file open_local | AB
FHP AB
FM ` AB
I P j AB
FQ AB
BC
|
rb+ wb+ ata_devices_write ata_device_write ata_device_do_command_register ata_device_do_control_register ata_devices_read ata_devices_hw_reset ata_device_init open_file open_local | AB
FHP AB
FM ` AB
I P j AB
FQ AB
BC
|
: AB
S AB
IE p E AD
D t t u P ~ V V > Rv R$ . R R R R4 > R{ R R] u R . R3 f R ' ' F WF P Pn p Wp u W u W P W u W P W u ) W) 4 u4 F WF P Pn p Wp { u{ W P W u W P W
P3 ; W; E Pk s Ws } P v R? { R{ R t t ] u V u V VV ] u R u ' R' ] u P u P ] u ` a ta c tc E u ` P V P A V ` R ` ( ( E u ` ( ( E u P Q tQ S tS u P x x V u V P u # u # t t
|
: AB
S AB
IE p E AD
D t t u P ~ V V > Rv R$ . R R R R4 > R{ R R] u R . R3 f R ' ' F WF P Pn p Wp u W u W P W u W P W u ) W) 4 u4 F WF P Pn p Wp { u{ W P W u W P W
P3 ; W; E Pk s Ws } P v R? { R{ R t t ] u V u V VV ] u R u ' R' ] u P u P ] u ` a ta c tc E u ` P V P A V ` R ` ( ( E u ` ( ( E u P Q tQ S tS u P x x V u V P u # u # t t
|
u P VW
|
u P VW
|
|
|
V
|
V
|
|
|
t
|
t
|
|
|
t
|
t
|
u
|
u
|
|
|
|
|
|
|
R
|
R
|
u R ? u? O RO u R u R & u& . R. n un v Rv u R u
R
F
uF
T
RT
u
R
u
R
[ u[ l Rl u R u
|
u R ? u? O RO u R u R & u& . R. n un v Rv u R u
R
F
uF
T
RT
u
R
u
R
[ u[ l Rl u R u
|
|
|
|
|
|
|
P
|
P
|
u
P
u P u
|
u
P
u P u
|
|
|
V
V
V
|
V
V
V
|
|
|
WW
W 9 W9 C P t t f u P H WL f W RL V R R Rz R 0 L up z up up9 f up 0 < V, z V V9 v V V p q tq u tu u p V u V u g U ata_devices_write
|
WW
W 9 W9 C P t t f u P H WL f W RL V R R Rz R 0 L up z up up9 f up 0 < V, z V V9 v V V p q tq u tu u p V u V u g U ata_devices_write
|
ata_devices_hw_reset N ata_devices_read + ata_devices_init ` ( ( ` x (
|
ata_devices_hw_reset N ata_devices_read + ata_devices_init ` ( ( ` x (
|
|
|
g H
` H
N
T
d
l @ f f @ x a g 8 S , dataport_i __off_t _IO_read_ptr iordy _chain size_t ata_device_hw_reset _shortbuf ata_device type ata_devices_init stream _IO_buf_base __orsim_dbch_ata pio_mode long long unsigned int ata_devices ata_device_do_control_register device long long int signed char cylinder_high ata_device_do_command_register _fileno _IO_read_end conf state long int _flags _IO_buf_end _cur_column __orsim_dbch___default __quad_t __ORSIM_DEBUG_CLASS ../../peripheral/atadevice.c _offset sector_count reset_signal cylinder_low ata_device_init dbuf_cnt value devices mwdma _IO_marker host device_control unsigned int uint16_t __ORSIM_DBCL_WARN command dbuf dma_mode long unsigned int _IO_write_ptr __FUNCTION__ nr_sect _sbuf size short unsigned int _IO_save_base stdin ata_devices_hw_reset sectors_per_track _lock _flags2 _mode stdout features sector_number __ORSIM_DBCL_FIXME open_file filename _IO_write_end heads firmware _IO_lock_t _IO_FILE packet intrq ata_device_write _pos _old_offset _markers device_head ata_devices_read unsigned char short int file heads_per_cylinder __ORSIM_DBCL_TRACE _vtable_offset error FILE sectors uint32_t dbuf_ptr ata_devices_write regs char daspi internals daspo _next __off64_t _IO_read_base _IO_save_end __ORSIM_DBCL_ERR __pad1 __pad2 __pad3 __pad4 __pad5 pdiago _unused2 stderr status open_local size_sect uint8_t pdiagi _IO_backup_base sigs ata_pretty_status __dbch GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) __dbcl _IO_write_base /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral end_t_func dmarq GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.4 .rodata.str1.1 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 ` @ U % + 2 0 ( B ( U > Z R }' N `f ^ 2 * V m 2 0 ^ L1 v | hf
3 i 4 = k xj > j 9> 0 0 i? eE - E
|
g H
` H
N
T
d
l @ f f @ x a g 8 S , dataport_i __off_t _IO_read_ptr iordy _chain size_t ata_device_hw_reset _shortbuf ata_device type ata_devices_init stream _IO_buf_base __orsim_dbch_ata pio_mode long long unsigned int ata_devices ata_device_do_control_register device long long int signed char cylinder_high ata_device_do_command_register _fileno _IO_read_end conf state long int _flags _IO_buf_end _cur_column __orsim_dbch___default __quad_t __ORSIM_DEBUG_CLASS ../../peripheral/atadevice.c _offset sector_count reset_signal cylinder_low ata_device_init dbuf_cnt value devices mwdma _IO_marker host device_control unsigned int uint16_t __ORSIM_DBCL_WARN command dbuf dma_mode long unsigned int _IO_write_ptr __FUNCTION__ nr_sect _sbuf size short unsigned int _IO_save_base stdin ata_devices_hw_reset sectors_per_track _lock _flags2 _mode stdout features sector_number __ORSIM_DBCL_FIXME open_file filename _IO_write_end heads firmware _IO_lock_t _IO_FILE packet intrq ata_device_write _pos _old_offset _markers device_head ata_devices_read unsigned char short int file heads_per_cylinder __ORSIM_DBCL_TRACE _vtable_offset error FILE sectors uint32_t dbuf_ptr ata_devices_write regs char daspi internals daspo _next __off64_t _IO_read_base _IO_save_end __ORSIM_DBCL_ERR __pad1 __pad2 __pad3 __pad4 __pad5 pdiago _unused2 stderr status open_local size_sect uint8_t pdiagi _IO_backup_base sigs ata_pretty_status __dbch GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) __dbcl _IO_write_base /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral end_t_func dmarq GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.4 .rodata.str1.1 .rel.rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 ` @ U % + 2 0 ( B ( U > Z R }' N `f ^ 2 * V m 2 0 ^ L1 v | hf
3 i 4 = k xj > j 9> 0 0 i? eE - E
|
E E ! hK ` hR H
0
B
T
f ` z <
2 +
Q
k
a
|
E E ! hK ` hR H
0
B
T
f ` z <
2 +
Q
k
a
|
0 P l , # ( - 2 7 = C , I O < U [ a t g m s y D < h V , p L \ Z ( x 8 8 H
|
0 P l , # ( - 2 7 = C , I O < U [ a t g m s y D < h V , p L \ Z ( x 8 8 H
|
"
( . p 4 ( : @ F @ L R i P j
|
"
( . p 4 ( : @ F @ L R i P j
|
: % + 1 7 p E atadevice.c ata_device_write __FUNCTION__.3020 __FUNCTION__.2866 __FUNCTION__.2887 __FUNCTION__.3082 ata_device_hw_reset __FUNCTION__.2845 ata_pretty_status str.2905 __FUNCTION__.2924 ata_device_init __FUNCTION__.2795 __FUNCTION__.2783 __FUNCTION__.2753 .LC9 .LC6 .LC3 .LC10 .LC8 .LC2 .LC1 .LC7 .LC4 .LC5 .LC0 .LC11 .LC12 .LC14 .LC13 .LC15 .LC18 .LC27 .LC22 .LC19 .LC20 .LC25 .LC24 .LC23 .LC17 .LC21 .LC26 .LC16 .LC40 .LC39 .LC30 .LC35 .LC29 .LC28 .LC37 .LC38 .LC36 .LC31 .LC33 .LC34 .LC32 .L3 .L28 .L4 .L5 .L6 .L7 .L8 .L9 .L10 .L11 .L119 .L114 .L120 .L121 .L122 .L123 .L124 .L125 .L126 .L127 __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ __orsim_dbch_ata orsim_dbg_log ata_device_execute_cmd ata_execute_device_diagnostics_cmd ata_devices_write ata_devices_hw_reset ata_devices_read fopen stderr fprintf fseek ftell fputc ata_devices_init `
|
: % + 1 7 p E atadevice.c ata_device_write __FUNCTION__.3020 __FUNCTION__.2866 __FUNCTION__.2887 __FUNCTION__.3082 ata_device_hw_reset __FUNCTION__.2845 ata_pretty_status str.2905 __FUNCTION__.2924 ata_device_init __FUNCTION__.2795 __FUNCTION__.2783 __FUNCTION__.2753 .LC9 .LC6 .LC3 .LC10 .LC8 .LC2 .LC1 .LC7 .LC4 .LC5 .LC0 .LC11 .LC12 .LC14 .LC13 .LC15 .LC18 .LC27 .LC22 .LC19 .LC20 .LC25 .LC24 .LC23 .LC17 .LC21 .LC26 .LC16 .LC40 .LC39 .LC30 .LC35 .LC29 .LC28 .LC37 .LC38 .LC36 .LC31 .LC33 .LC34 .LC32 .L3 .L28 .L4 .L5 .L6 .L7 .L8 .L9 .L10 .L11 .L119 .L114 .L120 .L121 .L122 .L123 .L124 .L125 .L126 .L127 __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ __orsim_dbch_ata orsim_dbg_log ata_device_execute_cmd ata_execute_device_diagnostics_cmd ata_devices_write ata_devices_hw_reset ata_devices_read fopen stderr fprintf fseek ftell fputc ata_devices_init `
|
a - : b L ! V j c b " c * b b # c b $ c b : b L % V j c b d b &
|
a - : b L ! V j c b " c * b b # c b $ c b : b L % V j c b d b &
|
c 3 ' = T c q e ( ) c * * c A + K b c y , c `
|
c 3 ' = T c q e ( ) c * * c A + K b c y , c `
|
a # b . - 8 L c o ` u
|
a # b . - 8 L c o ` u
|
a
|
a
|
e Z ` `
|
e Z ` `
|
a o b } . c / 0 c `
|
a o b } . c / 0 c `
|
a
|
a
|
`
|
`
|
|
|
a b 7 1 B b i 2 s c b 3 c b 4
c * b K 5 U ^ c r b 6 c b 7 c
b #
8 -
6
c P
b
9 c ? : I R c } ; c b < c `
|
a b 7 1 B b i 2 s c b 3 c b 4
c * b K 5 U ^ c r b 6 c b 7 c
b #
8 -
6
c P
b
9 c ? : I R c } ; c b < c `
|
a b R b ] = g { c b > c b ? i @ j ( k O l Z m A c B c C c D 0 c V E ` m c z F i n G c H $ c ; I E ] c ! & 3 = V ] d k r y ) 8 G V e t
|
a b R b ] = g { c b > c b ? i @ j ( k O l Z m A c B c C c D 0 c V E ` m c z F i n G c H $ c ; I E ] c ! & 3 = V ] d k r y ) 8 G V e t
|
( 7 F U d s 6 D R ` o ~ , ; Y g u
|
( 7 F U d s 6 D R ` o ~ , ; Y g u
|
& 4 B P g u 4 @ F L R Y g x - 8 D O U ] a e n y , 0 9 E R V _ k x | ! - : > G S ` d m y
|
& 4 B P g u 4 @ F L R Y g x - 8 D O U ] a e n y , 0 9 E R V _ k x | ! - : > G S ` d m y
|
|
|
|
|
%
|
%
|
)
|
)
|
-
|
-
|
6
|
6
|
@
|
@
|
E
|
E
|
O
|
O
|
T
|
T
|
b
|
b
|
l
|
l
|
q
|
q
|
{
|
{
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
# , 7 I P \ ` d m x $ 1 5 > J W [ d p }
'
+
4
@
M
Q
Z
f
s
w
! , = H Y d p {
" + 4 9 = Q U i m & - 4 8 < E O b # 0 H J K K K L K K K M $ K ( K , K 0 N 4 K 8 K < K @ O D K H K L K P P T K X K \ K ` Q d K h K l K p R t K x K | K K K K K K K K K K K K K K K K K K K K K K K K K S T U U U V U U U W U U U X U U U $ Y ( U , U 0 U 4 Z 8 U < U @ U D [ H U L U P U T \ X U \ U ` U d U h U l U p U t U x U | U U U U U U U U U U U U U U U U U U ] < @ \ ` | /0 1223831543 500 500 100664 22420 `
|
# , 7 I P \ ` d m x $ 1 5 > J W [ d p }
'
+
4
@
M
Q
Z
f
s
w
! , = H Y d p {
" + 4 9 = Q U i m & - 4 8 < E O b # 0 H J K K K L K K K M $ K ( K , K 0 N 4 K 8 K < K @ O D K H K L K P P T K X K \ K ` Q d K h K l K p R t K x K | K K K K K K K K K K K K K K K K K K K K K K K K K S T U U U V U U U W U U U X U U U $ Y ( U , U 0 U 4 Z 8 U < U @ U D [ H U L U P U T \ X U \ U ` U d U h U l U p U t U x U | U U U U U U U U U U U U U U U U U U ] < @ \ ` | /0 1223831543 500 500 100664 22420 `
|
ELF = 4 ( U] uu l 3 Ɔ5 t79 0 Ɔ7 Ɔ8 Ɔ1 Ɔ2 t{Ɔ4 ,f9 Ɔ7 Ɔ8 Ɔ1 Ɔ2 Ɔ4 džL ]u]f D$ D$T$$ H& 4 @
U(}}]u ( D$ $ wD$\ $\ D$ D$ 4$D$ $ ( Ƈ9 HfLJ D$ p D$ |$$]u}]Ð$ T$$ D$ D$ D$/t& UWVS <} " 0 <W omfF@edfFB lfFD( fFF)CfFHiRfFJhcfFLrafFN dfFPeHfFRvrfFTiefFVllfFX efFZfF^ fF` @fFf huh v ȉU U1u= E Ef E fEfQ fq
|
ELF = 4 ( U] uu l 3 Ɔ5 t79 0 Ɔ7 Ɔ8 Ɔ1 Ɔ2 t{Ɔ4 ,f9 Ɔ7 Ɔ8 Ɔ1 Ɔ2 Ɔ4 džL ]u]f D$ D$T$$ H& 4 @
U(}}]u ( D$ $ wD$\ $\ D$ D$ 4$D$ $ ( Ƈ9 HfLJ D$ p D$ |$$]u}]Ð$ T$$ D$ D$ D$/t& UWVS <} " 0 <W omfF@edfFB lfFD( fFF)CfFHiRfFJhcfFLrafFN dfFPeHfFRvrfFTiefFVllfFX efFZfF^ fF` @fFf huh v ȉU U1u= E Ef E fEfQ fq
|
fA fq Љ| fAfQQ| fAvfA1 J fBvfBGfAd fAd fAd fAd fA fA fA" fA$ fA& @fA( @fA* fA, fA. @fA0 fA2 fA4 fA6 fA8 L GfA:A $ > $ > I & I : ;
|
fA fq Љ| fAfQQ| fAvfA1 J fBvfBGfAd fAd fAd fAd fA fA fA" fA$ fA& @fA( @fA* fA, fA. @fA0 fA2 fA4 fA6 fA8 L GfA:A $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
! I/ ' I : ; : ; : ; (
.: ; ' : ; I : ; I 4 : ; I .: ; ' I .: ;' : ;I 4 : ;I !4 I4
|
! I/ ' I : ; : ; : ; (
.: ; ' : ; I : ; I 4 : ; I .: ; ' I .: ;' : ;I 4 : ;I !4 I4
|
"& I # : ;I $ 1 % &4 1 '4 : ;I (.? : ; ' @ ) : ; I * 1X Y + ,4 : ; I -.: ; ' @ . : ; I /.? : ;' I@ 0 : ;I 1 1UX Y 2 U 34 1 4 5 1X Y 64 : ; I 74 : ; I? < 8! e - 0 int N S D A | h 8v ) S G 1Z 2: - 40 1 y -
|
"& I # : ;I $ 1 % &4 1 '4 : ;I (.? : ; ' @ ) : ; I * 1X Y + ,4 : ; I -.: ; ' @ . : ; I /.? : ;' I@ 0 : ;I 1 1UX Y 2 U 34 1 4 5 1X Y 64 : ; I 74 : ; I? < 8! e - 0 int N S D A | h 8v ) S G 1Z 2: - 40 1 y -
|
2 A #
|
2 A #
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
S #
|
S #
|
B #
|
B #
|
U #
|
U #
|
9 #
|
9 #
|
#$
|
#$
|
V #(
|
V #(
|
#,
|
#,
|
" #0
|
" #0
|
& $ #4
|
& $ #4
|
&A #8
|
&A #8
|
*A #<
|
*A #<
|
, #@
|
, #@
|
E 0: #D
|
E 0: #D
|
1h #F
|
1h #F
|
4 2 #G
|
4 2 #G
|
6 #H
|
6 #H
|
? #L
|
? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
P #l n # v # A #
S 7
S 7 ' 0 } # dev A # s A # 8 A # 3 # 6 #@ #@ # A #@ 0 #@ 0 #@lba #@ n A #@ + J #@
7 > yJ d # ? P #@ f #@ ^ #@ + # # # # # # # # # # #
|
P #l n # v # A #
S 7
S 7 ' 0 } # dev A # s A # 8 A # 3 # 6 #@ #@ # A #@ 0 #@ 0 #@lba #@ n A #@ + J #@
7 > yJ d # ? P #@ f #@ ^ #@ + # # # # # # # # # # #
|
^ A # A # 6 A # O A # A # I A # n A # , # N # I A # | # # A # P 0 # % 0 # e ɮ # 0 #$pio 0 #( q , G [ dev F F cyl H
|
^ A # A # 6 A # O A # A # I A # n A # , # N # I A # | # # A # P 0 # % 0 # e ɮ # 0 #$pio 0 #( q , G [ dev F F cyl H
|
A 5 a dev ` lba b } } !a H "q " e T } !a ` t #dev } $D $9 %&O !a #dev % 'lba } 3 } Q } a $s $h s $ %& !a 3 ' #dev 2 } = = } A A } D D } L L !a p ( ) , *[ O k m $s $h *[ $s $h + ,} , !a V -' | b
|
A 5 a dev ` lba b } } !a H "q " e T } !a ` t #dev } $D $9 %&O !a #dev % 'lba } 3 } Q } a $s $h s $ %& !a 3 ' #dev 2 } = = } A A } D D } L L !a p ( ) , *[ O k m $s $h *[ $s $h + ,} , !a V -' | b
|
.dev { +
|
.dev { +
|
,} , !a
|
,} , !a
|
k
|
k
|
v Z 'buf
|
v Z 'buf
|
'n A 'tmp 0
|
'n A 'tmp 0
|
} # #
|
} # #
|
} m m
|
} m m
|
$s $h !a , Z : O % 'lba ) } G } e } } $s $h $ %& !a / SA ( 0 R 1e v8 $s 1, ( # $D $9 2P 3O = 4L { & & +X ^ } U U 5 3 l $* 4 &; &G 1 x {B
$ 2 3 P 3 +
& && +{ & & 1
$ 2 3 5[ m ,
$s $h 4 ( &8 &D 1 8
$ + L o
& & +
& & +
& & 4 & & 1
|
$s $h !a , Z : O % 'lba ) } G } e } } $s $h $ %& !a / SA ( 0 R 1e v8 $s 1, ( # $D $9 2P 3O = 4L { & & +X ^ } U U 5 3 l $* 4 &; &G 1 x {B
$ 2 3 P 3 +
& && +{ & & 1
$ 2 3 5[ m ,
$s $h 4 ( &8 &D 1 8
$ + L o
& & +
& & +
& & 4 & & 1
|
` q~ $
|
` q~ $
|
2 3
|
2 3
|
3
|
3
|
L +
0
& & 1[ $s $h 1 8 $ 2 3 + P &j &v + h &. &: 43 m &L &X 1 0 [ $ +y & & 40
Y
& & 1
|
L +
0
& & 1[ $s $h 1 8 $ 2 3 + P &j &v + h &. &: 43 m &L &X 1 0 [ $ +y & & 40
Y
& & 1
|
H eL $*
|
H eL $*
|
2x 36
|
2x 36
|
3B
|
3B
|
3N
|
3N
|
&Z
|
&Z
|
3d
|
3d
|
+ &
|
+ &
|
&
|
&
|
1[ o6 $s $h 4
&u
|
1[ o6 $s $h 4
&u
|
&
|
&
|
+ r } !a -V 0 k .dev +8 k ,} , !a - 0p K F .dat / w dev 1 + 5 ,} 3 , 3 !a k
S V 7 " F
S k 7 [ [
S 7 u
S 7
S 7
S 7
S 7
S 7 $
S 7
S 7
6Q )1 7 7
S [ 8 7b )P
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../support atadevice-cmdi.c stddef.h types.h stdint.h stdio.h libio.h atadevice.h debug.h f>of t|OvMtuuu0t1Ktuuuu6tU 0t9# "cytwkm8<>8xtxf<x<-giff ta./duu$9[J5
|
+ r } !a -V 0 k .dev +8 k ,} , !a - 0p K F .dat / w dev 1 + 5 ,} 3 , 3 !a k
S V 7 " F
S k 7 [ [
S 7 u
S 7
S 7
S 7
S 7
S 7 $
S 7
S 7
6Q )1 7 7
S [ 8 7b )P
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../support atadevice-cmdi.c stddef.h types.h stdint.h stdio.h libio.h atadevice.h debug.h f>of t|OvMtuuu0t1Ktuuuu6tU 0t9# "cytwkm8<>8xtxf<x<-giff ta./duu$9[J5
|
<M~/xpgyuuutu tfduu5~tyty.uutuz>?@f>Q~t~.uutuyfm' fU<wJ%XpfJgggggggg fggggggggggggggggggg ff ffMV>gOo
|
<M~/xpgyuuutu tfduu5~tyty.uutuz>?@f>Q~t~.uutuyfm' fU<wJ%XpfJgggggggg fggggggggggggggggggg ff ffMV>gOo
|
f7OKz
|
f7OKz
|
ffm
|
ffm
|
f
ffmmmlki .x<WfffOWM3 #yf
|
f
ffmmmlki .x<WfffOWM3 #yf
|
v:pu17u1<#xf
|
v:pu17u1<#xf
|
v:pu1u'x/jU=Xf<)/u4?/)y:)z))?bol~}#<O:=ik{:?Y?x99#
|
v:pu1u'x/jU=Xf<)/u4?/)y:)z))?bol~}#<O:=ik{:?Y?x99#
|
"ez{Ti$ k8f?vp @-
|
"ez{Ti$ k8f?vp @-
|
executing command 'execute_device_diagnostics'
|
executing command 'execute_device_diagnostics'
|
executing command 'device reset'
|
executing command 'device reset'
|
executing DEVICE_RESET on non-packet device. ata_device executing command 'identify device'
|
executing DEVICE_RESET on non-packet device. ata_device executing command 'identify device'
|
'identify_device' command: This is a PACKET device
|
'identify_device' command: This is a PACKET device
|
executing command 'initialize device parameters'
|
executing command 'initialize device parameters'
|
executing command 'read sectors'
|
executing command 'read sectors'
|
Reading from lba %i, %i sectors
|
Reading from lba %i, %i sectors
|
Sector read out-of-bounds: %i >= %i
|
Sector read out-of-bounds: %i >= %i
|
executing command 'read native max addr'
|
executing command 'read native max addr'
|
executing command 'write sectors'
|
executing command 'write sectors'
|
Writeing to lba %i, %i sectors
|
Writeing to lba %i, %i sectors
|
Unknown set features sub-command %x
|
Unknown set features sub-command %x
|
Cmd completed intrq: %i, dev: %i
|
Cmd completed intrq: %i, dev: %i
|
Reading sector from %d
|
Reading sector from %d
|
ata_cmd_complete command: 0x%02X
|
ata_cmd_complete command: 0x%02X
|
Setting device pio mode %d
|
Setting device pio mode %d
|
Set DMA mode to %d
|
Set DMA mode to %d
|
Set UDMA mode to %d
|
Set UDMA mode to %d
|
Unknown command %x
|
Unknown command %x
|
Writeing sector to %d
|
Writeing sector to %d
|
ata_device_execute_cmd ata_device_reset_cmd ata_identify_device_cmd ata_initialize_device_parameters_cmd ata_read_sectors_cmd ata_read_sect ata_read_native_max_addr ata_write_sectors ata_write_sect ata_set_features ata_cmd_complete ata_execute_device_diagnostics_cmd | AB
FN AB
FI
AB
C 0 ; AB
FI p AB
FN t t u ) ) V u V t t u + + W u W t t ( u 6 6 R WR T uT W u ( W
|
ata_device_execute_cmd ata_device_reset_cmd ata_identify_device_cmd ata_initialize_device_parameters_cmd ata_read_sectors_cmd ata_read_sect ata_read_native_max_addr ata_write_sectors ata_write_sect ata_set_features ata_cmd_complete ata_execute_device_diagnostics_cmd | AB
FN AB
FI
AB
C 0 ; AB
FI p AB
FN t t u ) ) V u V t t u + + W u W t t ( u 6 6 R WR T uT W u ( W
|
|
|
P uh uh
|
P uh uh
|
uh A uhY
uh
uh ( uh V VI
|
uh A uhY
uh
uh ( uh V VI
|
|
|
V A VY
e
V
V ( V >
|
V A VY
e
V
V ( V >
|
O
|
O
|
P up6 upA m up m up V VH m V V3 m V v P R $ R P Vb k Vk R a Vd u` Q R < Q< R Q P $ Vv V
Q
P
u`
Qt y V & B Rb k Rr Q Rm R
Q 0 1 t1 3 t3 k u 0 [ [ W u k W p q tq s ts u p V u V P i ' ata_execute_device_diagnostics_cmd ata_device_execute_cmd n L {
|
P up6 upA m up m up V VH m V V3 m V v P R $ R P Vb k Vk R a Vd u` Q R < Q< R Q P $ Vv V
Q
P
u`
Qt y V & B Rb k Rr Q Rm R
Q 0 1 t1 3 t3 k u 0 [ [ W u k W p q tq s ts u p V u V P i ' ata_execute_device_diagnostics_cmd ata_device_execute_cmd n L {
|
}
|
}
|
}
|
}
|
P (
Y
{ A
|
P (
Y
{ A
|
_ (
Y
{ A u
|
_ (
Y
{ A u
|
|
|
X
|
X
|
f
|
f
|
I
|
I
|
|
|
I
|
I
|
A
|
A
|
I
|
I
|
A y L
|
A y L
|
|
|
M m
0
A m (
m
0
A m ( M # % : @ A m @ A m M 0
Y
( m y
m m y
m (
dataport_i __off_t _IO_read_ptr iordy _chain size_t _shortbuf ata_device type stream _IO_buf_base __orsim_dbch_ata pio_mode long long unsigned int ata_identify_device_cmd sect device long long int signed char ata_set_features cylinder_high _fileno _IO_read_end conf ata_set_device_signature state long int _flags _IO_buf_end _cur_column __orsim_dbch___default __quad_t __ORSIM_DEBUG_CLASS _old_offset _offset ../../peripheral/atadevice-cmdi.c sector_count cylinder_low dbuf_cnt mwdma _IO_marker host device_control unsigned int uint16_t __ORSIM_DBCL_WARN command dbuf dma_mode long unsigned int _IO_write_ptr __FUNCTION__ nr_sect _sbuf size short unsigned int _IO_save_base ata_device_execute_cmd stdin sectors_per_track _lock _flags2 _mode ata_cmd_complete stdout features sector_number __ORSIM_DBCL_FIXME ata_read_sect ata_calc_lba _IO_write_end heads ata_write_sect firmware _IO_lock_t _IO_FILE packet intrq _pos error _markers device_head ata_set_sect unsigned char ata_write_sectors short int file heads_per_cylinder __ORSIM_DBCL_TRACE _vtable_offset FILE sectors uint32_t dbuf_ptr regs char daspi ata_read_sectors_cmd internals daspo ata_read_native_max_addr _next __off64_t _IO_read_base _IO_save_end __ORSIM_DBCL_ERR __pad1 __pad2 __pad3 __pad4 __pad5 pdiago _unused2 ata_device_reset_cmd status size_sect ata_initialize_device_parameters_cmd uint8_t pdiagi _IO_backup_base sigs chksum_buf chksum __dbch GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) __dbcl _IO_write_base ata_execute_device_diagnostics_cmd /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral end_t_func dmarq GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.4 .rodata.str1.1 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 ; @ I 0 % ` + ` 0 ` B # i > LM R % N $W ^ 2 |) F m 2 + | , C - ,W P x. %3 T |W y3 W 3 0 a6 < < - < < < tB ` : F E #
$ 2 p C
U
g ` %
y
,
0 ;
" ' ) , 1 T 6 d < A G V M S Y _ d i 0 n t @ z : j $
. 6 = atadevice-cmdi.c __FUNCTION__.2766 ata_read_sect ata_cmd_complete __FUNCTION__.2728 __FUNCTION__.2988 __FUNCTION__.2882 __FUNCTION__.2785 __FUNCTION__.2899 __FUNCTION__.2804 __FUNCTION__.2959 __FUNCTION__.2920 __FUNCTION__.2934 ata_write_sect __FUNCTION__.2745 __FUNCTION__.2645 .LC0 .LC2 .LC1 .LC3 .LC8 .LC5 .LC11 .LC7 .LC18 .LC16 .LC12 .LC13 .LC19 .LC6 .LC9 .LC4 .LC14 .LC10 .LC15 .LC17 .LC20 .LC21 ata_execute_device_diagnostics_cmd __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ __orsim_dbch_ata orsim_dbg_log fseek fread sched_add ata_device_execute_cmd strncpy fwrite ata_int
|
M m
0
A m (
m
0
A m ( M # % : @ A m @ A m M 0
Y
( m y
m m y
m (
dataport_i __off_t _IO_read_ptr iordy _chain size_t _shortbuf ata_device type stream _IO_buf_base __orsim_dbch_ata pio_mode long long unsigned int ata_identify_device_cmd sect device long long int signed char ata_set_features cylinder_high _fileno _IO_read_end conf ata_set_device_signature state long int _flags _IO_buf_end _cur_column __orsim_dbch___default __quad_t __ORSIM_DEBUG_CLASS _old_offset _offset ../../peripheral/atadevice-cmdi.c sector_count cylinder_low dbuf_cnt mwdma _IO_marker host device_control unsigned int uint16_t __ORSIM_DBCL_WARN command dbuf dma_mode long unsigned int _IO_write_ptr __FUNCTION__ nr_sect _sbuf size short unsigned int _IO_save_base ata_device_execute_cmd stdin sectors_per_track _lock _flags2 _mode ata_cmd_complete stdout features sector_number __ORSIM_DBCL_FIXME ata_read_sect ata_calc_lba _IO_write_end heads ata_write_sect firmware _IO_lock_t _IO_FILE packet intrq _pos error _markers device_head ata_set_sect unsigned char ata_write_sectors short int file heads_per_cylinder __ORSIM_DBCL_TRACE _vtable_offset FILE sectors uint32_t dbuf_ptr regs char daspi ata_read_sectors_cmd internals daspo ata_read_native_max_addr _next __off64_t _IO_read_base _IO_save_end __ORSIM_DBCL_ERR __pad1 __pad2 __pad3 __pad4 __pad5 pdiago _unused2 ata_device_reset_cmd status size_sect ata_initialize_device_parameters_cmd uint8_t pdiagi _IO_backup_base sigs chksum_buf chksum __dbch GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) __dbcl _IO_write_base ata_execute_device_diagnostics_cmd /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral end_t_func dmarq GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.4 .rodata.str1.1 .rodata .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 ; @ I 0 % ` + ` 0 ` B # i > LM R % N $W ^ 2 |) F m 2 + | , C - ,W P x. %3 T |W y3 W 3 0 a6 < < - < < < tB ` : F E #
$ 2 p C
U
g ` %
y
,
0 ;
" ' ) , 1 T 6 d < A G V M S Y _ d i 0 n t @ z : j $
. 6 = atadevice-cmdi.c __FUNCTION__.2766 ata_read_sect ata_cmd_complete __FUNCTION__.2728 __FUNCTION__.2988 __FUNCTION__.2882 __FUNCTION__.2785 __FUNCTION__.2899 __FUNCTION__.2804 __FUNCTION__.2959 __FUNCTION__.2920 __FUNCTION__.2934 ata_write_sect __FUNCTION__.2745 __FUNCTION__.2645 .LC0 .LC2 .LC1 .LC3 .LC8 .LC5 .LC11 .LC7 .LC18 .LC16 .LC12 .LC13 .LC19 .LC6 .LC9 .LC4 .LC14 .LC10 .LC15 .LC17 .LC20 .LC21 ata_execute_device_diagnostics_cmd __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ __orsim_dbch_ata orsim_dbg_log fseek fread sched_add ata_device_execute_cmd strncpy fwrite ata_int
|
;
|
;
|
< = " > ;
|
< = " > ;
|
< - = Y ? { @ # A $ > ;
|
< - = Y ? { @ # A $ > ;
|
< ) = p = # = % # / C A a = r % | > : # A = & > 5 # R = # = # = = O = l = { = ' > = = C = = ( > K
|
< ) = p = # = % # / C A a = r % | > : # A = & > 5 # R = # = # = = O = l = { = ' > = = C = = ( > K
|
= h
|
= h
|
= ) > = ) > * > = % + / C > N = T , ^ r > } - > = . > / >
0
'
> 2
1 <
P
> p
2
=
> 5 3 B L = d > { = 4 > = 5 > ( > C ; I
|
= ) > = ) > * > = % + / C > N = T , ^ r > } - > = . > / >
0
'
> 2
1 <
P
> p
2
=
> 5 3 B L = d > { = 4 > = 5 > ( > C ; I
|
< ] = ? D # A O 6 Y b > z ;
|
< ] = ? D # A O 6 Y b > z ;
|
< = 7 > E ! & 3 = V ] d k r y ) 8 G V e t
|
< = 7 > E ! & 3 = V ] d k r y ) 8 G V e t
|
( 7 F U d s 6 D R ` o ~ , ; Y g u
|
( 7 F U d s 6 D R ` o ~ , ; Y g u
|
& 4 B P g u & - E \ i t + < H U ` f ' 9 E t
|
& 4 B P g u & - E \ i t + < H U ` f ' 9 E t
|
" ) 0 4 8 A K T X r v
|
" ) 0 4 8 A K T X r v
|
|
|
|
|
|
|
+
|
+
|
7
|
7
|
C
|
C
|
v
|
v
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/ ; M Y k w $ ( 9 = F R c g x |
-
1
G
X
\
p
t
) 2 9 = Q U i m 7 ; M Q Z f s ~ * 6 A # - = 7 D \ 8 < X \ x | memory.o/ 1223831543 500 500 100664 23552 `
|
/ ; M Y k w $ ( 9 = F R c g x |
-
1
G
X
\
p
t
) 2 9 = Q U i m 7 ; M Q Z f s ~ * 6 A # - = 7 D \ 8 < X \ x | memory.o/ 1223831543 500 500 100664 23552 `
|
ELF (= 4 ( UE U]fUEU ]Í& ' UE҃ E ]Ðt& UMU E]
UEMU f]Ít& ' UEM҃ E ]Ív UUEP(]fUUE]Ív UUEP]fUUEP]fUUEP ]fUUEP]fUUEP ]fUVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ p D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]Í US E$UB[]Í& U}}]uu Gt$4$G]u}]É' Uuu] ~* D$2 D$ D$ $E P$]u]Í U(] uu}}4$ D$uG, ]u}]Í D$4$u
|
ELF (= 4 ( UE U]fUEU ]Í& ' UE҃ E ]Ðt& UMU E]
UEMU f]Ít& ' UEM҃ E ]Ív UUEP(]fUUE]Ív UUEP]fUUEP]fUUEP ]fUUEP]fUUEP ]fUVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ p D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]Í US E$UB[]Í& U}}]uu Gt$4$G]u}]É' Uuu] ~* D$2 D$ D$ $E P$]u]Í U(] uu}}4$ D$uG, ]u}]Í D$4$u
|
G, ΐ D$4$u
|
G, ΐ D$4$u
|
G, 뮐 D$4$uG, G$ f D$% D$ D$ $V' US U @t(D$ ED$ D$ $[]
US U Ht(D$ ED$ D$ $[]
US @t(E D$ ED$ D$ $[]Ív US @t!ED$ D$ $1[]Ð& US @t!ED$ D$ $1[]Ð& US @t!ED$ D$ $1[]Ð& UWVSl} G $G Y GE+ E E0 Ew p P Eč MEȉE܋EuUUEGUUUEEUԉUЉỦM؉D$ D$ G D$G$D$ Ɖ$xGT$4$D$ |$$l[^_]Í& G f<$l[^_]Í E0 Eč EȍP t& E0 E EG D$ GD$ D$ $$t& UWVS } G EG, rpt8 D$# D$ D$ $$ fw(th4$G t 1& U29w w [^_]Ðt& G 1҅tꍴ& G$M;W r [^_]Í& $ D$ƍ D$ @ $f UVS $0 @, @(@$ @ @ $ t, anon@ymou@s me@ mory@ blof@ck@ FF F F F [^]Ë D$% D$ D$ $$% : ; I $ > $ > $ > I & I : ;
|
G, 뮐 D$4$uG, G$ f D$% D$ D$ $V' US U @t(D$ ED$ D$ $[]
US U Ht(D$ ED$ D$ $[]
US @t(E D$ ED$ D$ $[]Ív US @t!ED$ D$ $1[]Ð& US @t!ED$ D$ $1[]Ð& US @t!ED$ D$ $1[]Ð& UWVSl} G $G Y GE+ E E0 Ew p P Eč MEȉE܋EuUUEGUUUEEUԉUЉỦM؉D$ D$ G D$G$D$ Ɖ$xGT$4$D$ |$$l[^_]Í& G f<$l[^_]Í E0 Eč EȍP t& E0 E EG D$ GD$ D$ $$t& UWVS } G EG, rpt8 D$# D$ D$ $$ fw(th4$G t 1& U29w w [^_]Ðt& G 1҅tꍴ& G$M;W r [^_]Í& $ D$ƍ D$ @ $f UVS $0 @, @(@$ @ @ $ t, anon@ymou@s me@ mory@ blof@ck@ FF F F F [^]Ë D$% D$ D$ $$% : ; I $ > $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
I ! I/ : ; ' I I ' : ;
: ; I8
|
: ;
: ; I : ; (
' I < : ; .: ; ' I@ : ; I
|
: ;
: ; I : ; (
' I < : ; .: ; ' I@ : ; I
|
: ; I
|
: ; I
|
: ; I .: ; ' @ !4 : ; I ".: ;' @ # : ;I
|
: ; I .: ; ' @ !4 : ; I ".: ;' @ # : ;I
|
$4 : ;I %.? : ;' @ &4 : ;I ' : ;I ( : ; I )4 : ;I *4 : ;I
|
$4 : ;I %.? : ;' @ &4 : ;I ' : ;I ( : ; I )4 : ;I *4 : ;I
|
+4 : ; I ,4 : ; I -4 : ; I ..: ;I@ / 04 : ;I 14 : ; I? < c
|
+4 : ; I ,4 : ; I -4 : ; I ..: ;I@ / 04 : ;I 14 : ; I? < c
|
0 int N S { + 8v S Z 1Z % 2: 40 K 1 -
|
0 int N S { + 8v S Z 1Z % 2: 40 K 1 -
|
A #
|
A #
|
> #
|
> #
|
f #
|
f #
|
& #
|
& #
|
#
|
#
|
& #
|
& #
|
#
|
#
|
#
|
#
|
t #
|
t #
|
#$
|
#$
|
} #(
|
} #(
|
#,
|
#,
|
" #0
|
" #0
|
D $ #4
|
D $ #4
|
&A #8
|
&A #8
|
_ *A #<
|
_ *A #<
|
, #@
|
, #@
|
s 0: #D
|
s 0: #D
|
1h #F
|
1h #F
|
* 2 #G
|
* 2 #G
|
6 #H
|
6 #H
|
? #L
|
? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
P #l > 3 Q # # m A #
S 7
S 7 ' . 9N : # $ ;h # > # a h a a N a a a n @D\ $ EA # FA # HA # I # KA # Z L # R NA # u OA # PA # Qv #$ g Rv #, s SA #4 U #8 V #< Z s [A # \A # ]A # ^A # _ # c G d # n eA # fA # gA # hA # l; mA #
|
P #l > 3 Q # # m A #
S 7
S 7 ' . 9N : # $ ;h # > # a h a a N a a a n @D\ $ EA # FA # HA # I # KA # Z L # R NA # u OA # PA # Qv #$ g Rv #, s SA #4 U #8 V #< Z s [A # \A # ]A # ^A # _ # c G d # n eA # fA # gA # hA # l; mA #
|
nA # N oA # pA # $t s uA # vA # F wA # U xA # ^ yA # zA # {A # K |A # 6 }A # pic s A # A # s A # _ s A # A # K A # A # 3 A # A # s A # A # A # a # W 7< ext A # sim W # `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # $ _ # T3 3 # 3 # B 3 # 3 # A # # A # A # = v # < v #( 9 #0 a #8 A #< A #@ A #D _ v #H
A #P , v # v # . A # A # b A # s A # 3 # A # $ # B 9 #
A 7 4 < sim < # cpu @ #T ̏ #pcuc #| < u ( ڮ A v J e 4
|
nA # N oA # pA # $t s uA # vA # F wA # U xA # ^ yA # zA # {A # K |A # 6 }A # pic s A # A # s A # _ s A # A # K A # A # 3 A # A # s A # A # A # a # W 7< ext A # sim W # `\ #Lcuc i #`cpu q #tdc ~; #pic #pm #bpb # $ _ # T3 3 # 3 # B 3 # 3 # A # # A # A # = v # < v #( 9 #0 a #8 A #< A #@ A #D _ v #H
A #P , v # v # . A # A # b A # s A # 3 # A # $ # B 9 #
A 7 4 < sim < # cpu @ #T ̏ #pcuc #| < u ( ڮ A v J e 4
|
L #
|
L #
|
#
|
#
|
#dat # +
|
#dat # +
|
# 1
|
# 1
|
#
|
#
|
|
|
|
|
%
|
%
|
a L ON W Rc # S~ # T # i W # 0 X # j Y # \ # q ] # ^ # a #$ b #( I c #, h #0
|
a L ON W Rc # S~ # T # i W # 0 X # j Y # \ # q ] # ^ # a #$ b #( I c #, h #0
|
i #4 , l #8 P m #< C pA #@ qA #Dlog tH #H c N ~ i y~ z~ # 4 { # | # } # ` ~ # A #log 3 #ops 7
|
i #4 , l #8 P m #< C pA #@ qA #Dlog tH #H c N ~ i y~ z~ # 4 { # | # } # ` ~ # A #log 3 #ops 7
|
# Z 7
|
# Z 7
|
#h ? U Q 0.R
ce /A # mc 0A # 1 # 20 # L 3 #log 4 # C 5A # 6A # mem 8 # :A #$
|
#h ? U Q 0.R
ce /A # mc 0A # 1 # 20 # L 3 #log 4 # C 5A # 6A # mem 8 # :A #$
|
val < dat ڬ !mem
|
val < dat ڬ !mem
|
" T #val < #dat $mem
|
" T #val < #dat $mem
|
" & #val %< #dat % $mem '
|
" & #val %< #dat % $mem '
|
" - #val ,< #dat , $mem .
|
" - #val ,< #dat , $mem .
|
" 4 4 #val 3< #dat 3 $mem 5
|
" 4 4 #val 3< #dat 3 $mem 5
|
"} P ` d #val O< #dat O $mem Q
|
"} P ` d #val O< #dat O $mem Q
|
" W #val V< #dat V $mem X
|
" W #val V< #dat V $mem X
|
%} &sec 1
|
%} &sec 1
|
"b I #val H< #dat H $mem J
|
"b I #val H< #dat H $mem J
|
" < g # ] 'val ;< O 'dat ; c $mem =
|
" < g # ] 'val ;< O 'dat ; c $mem =
|
p (val < dat !mem
|
p (val < dat !mem
|
" 'val < 'dat $mem
|
" 'val < 'dat $mem
|
; ! D ( l p dat 0 l l dat { l dat ( 2 l dat D 0 x ^ ! l dat | Z l { dat { "q 'dat $mem
|
; ! D ( l p dat 0 l l dat { l dat ( 2 l dat D 0 x ^ ! l dat | Z l { dat { "q 'dat $mem
|
)\ ~ / *ops 7
|
)\ ~ / *ops 7
|
V B
|
V B
|
(dat n !mem
|
(dat n !mem
|
+ A ,i A -
|
+ A ,i A -
|
. e
|
. e
|
[ $mem f
|
[ $mem f
|
/ 8
|
/ 8
|
0 s% 0 s 1< 1 1_ 1W 14
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common memory.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h @ J>\>N>N>J>N> J0"0$$$$$$$$$$~"pvX*X?Zto.ZZZu8 K(rJ K(rJ!(q!p!p!lRؑ eg=d> <
<=t<=
|
0 s% 0 s 1< 1 1_ 1W 14
../../peripheral /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common memory.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h abstract.h @ J>\>N>N>J>N> J0"0$$$$$$$$$$~"pvX*X?Zto.ZZZu8 K(rJ K(rJ!(q!p!p!lRؑ eg=d> <
<=t<=
|
w<==v<<~2g0!=x _qȑp(~ji.*k֊
w82 kH0&/,0luuuuu ?x.guuuxnt* memory type random_seed pattern baseaddr size name ce mc delayr delayw log unknown random zero Warning: memory pattern exceeds 8-bits: truncated
|
w<==v<<~2g0!=x _qȑp(~ji.*k֊
w82 kH0&/,0luuuuu ?x.guuuxnt* memory type random_seed pattern baseaddr size name ce mc delayr delayw log unknown random zero Warning: memory pattern exceeds 8-bits: truncated
|
Warning: memory type invalid. Ignored WARNING: 8-bit memory write to 0x%08x, non-write memory area (value 0x%08x).
|
Warning: memory type invalid. Ignored WARNING: 8-bit memory write to 0x%08x, non-write memory area (value 0x%08x).
|
WARNING: 16-bit memory write to 0x%08x, non-write memory area (value 0x%08x).
|
WARNING: 16-bit memory write to 0x%08x, non-write memory area (value 0x%08x).
|
WARNING: 32-bit memory write to 0x%08x, non-write memory area (value 0x%08x).
|
WARNING: 32-bit memory write to 0x%08x, non-write memory area (value 0x%08x).
|
WARNING: 8-bit memory read from non-read memory area 0x%08x.
|
WARNING: 8-bit memory read from non-read memory area 0x%08x.
|
WARNING: 16-bit memory read from non-read memory area 0x%08x.
|
WARNING: 16-bit memory read from non-read memory area 0x%08x.
|
WARNING: 32-bit memory read from non-read memory area 0x%08x.
|
WARNING: 32-bit memory read from non-read memory area 0x%08x.
|
Unable to allocate memory at %08x, length %i
|
Unable to allocate memory at %08x, length %i
|
Seeding random generator with value %d
|
Seeding random generator with value %d
|
Invalid memory configuration type.
|
Invalid memory configuration type.
|
Memory Peripheral: Run out of memory
|
Memory Peripheral: Run out of memory
|
| AB
AB
0 AB
P AB
p AB
AB
AB
AB
AB
AB
AB
AB
AB
AB
B ) AB
A G AB
FI p d AB
FF AB
FNF Q AB
A 0 Q AB
A M AB
A H AB
A 0 H AB
A H AB
A AB
F
|
| AB
AB
0 AB
P AB
p AB
AB
AB
AB
AB
AB
AB
AB
AB
AB
B ) AB
A G AB
FI p d AB
FF AB
FNF Q AB
A 0 Q AB
A M AB
A H AB
A 0 H AB
A H AB
A AB
F
|
AB
F AB
B t t u t t " u ! P 0 1 t1 3 t3 K u 0 ; ; E P P Q tQ S tS a u p q tq s ts u p P t t u P t t u t t u t t u t t u t t u t t u t t u ! t! # t# u _ V t t u ! t! # t# g u G G G c Wc g u p q tq s ts u p t t u & W& * u* W t t ! u R P ! R 0 1 t1 3 t3 u 0 S S V RV ] P{ R t t u t t ( u 0 1 t1 3 t3 x u t t u t t u W u W u W V t t u A WA C uC o Wo q uq W ! V; @ Vq V ! @ V@ C RM q R t t
|
AB
F AB
B t t u t t " u ! P 0 1 t1 3 t3 K u 0 ; ; E P P Q tQ S tS a u p q tq s ts u p P t t u P t t u t t u t t u t t u t t u t t u t t u ! t! # t# u _ V t t u ! t! # t# g u G G G c Wc g u p q tq s ts u p t t u & W& * u* W t t ! u R P ! R 0 1 t1 3 t3 u 0 S S V RV ] P{ R t t u t t ( u 0 1 t1 3 t3 x u t t u t t u W u W u W V t t u A WA C uC o Wo q uq W ! V; @ Vq V ! @ V@ C RM q R t t
|
u ! reg_memory_sec
|
u ! reg_memory_sec
|
vapi_fn simmem_read8 sec_end params debug _shortbuf addr_mask _IO_lock_t write_dat32 blocksize stderr simmem_write8 _IO_buf_end memory_sec_start mem_cycles write_up _IO_write_end unsigned int next memory_baseaddr _flags nways writeprog32 paramt_none btic clkcycle_ps _markers loadcycles mem_area str_val read_dat16 simmem_write_null8 dependstats mprof_fn ../../peripheral/memory.c reg_memory_sec readfunc8 MT_PATTERN class_ptr calling_convention vapi_id iprompt_run uint32_t stdout _IO_save_end simmem_read16 __len readfunc16 fout memory_size seed mdelay long long unsigned int fexe_log sbp_bf_fwd mem_reset size_mask read_dat32 exe_log _IO_backup_base _offset int_val simmem_read32 init writefunc8 value time_point _fileno addr_val paramt_longlong size_t memory_name store_hitdelay memory_ce edge_trigger _IO_read_base runtime stdin cycle_duration _next readfunc32 memory_log _pos simmem_write16 hazardwait simmem_write_null16 storecycles superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename memory_random_seed _IO_marker _IO_read_ptr load_missdelay uint8_t supercycles memory_order simmem_write_null32 fmprof oraddr_t _IO_write_base simmem_write32 gdb_enabled long long int paramt_int memory_type _IO_save_base valid param_t hazards mprofile sbuf_len read_up writeprog32_dat end_cycles timings_fn history direct_ops paramt_word memory_sec_end __quad_t size prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts _vtable_offset sec_start fprof hush reset_instructions uint16_t stalled load_hitdelay simmem_read_zero16 config ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int dev_memarea config_param simmem_read_zero8 MT_UNKNOWN vapi_file hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_config mema mem_ops read_dat8 exe_log_marker exe_log_type _lock random_seed simmem_read_zero32 long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt type unsigned char _sbuf pattern write_dat16 _IO_write_ptr config_section delayr paramt_str MT_RANDOM reset_cycles addr writefunc16 memory_delayr write_dat8 memory_delayw baseaddr server_port __retval memory_pattern __off_t verbose signed char profile short unsigned int exe_log_fn addr_compare writefunc32 double missdelay cycles _chain FILE writeprog8_dat _flags2 exe_log_end _cur_column memory_mc __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 I @
|
vapi_fn simmem_read8 sec_end params debug _shortbuf addr_mask _IO_lock_t write_dat32 blocksize stderr simmem_write8 _IO_buf_end memory_sec_start mem_cycles write_up _IO_write_end unsigned int next memory_baseaddr _flags nways writeprog32 paramt_none btic clkcycle_ps _markers loadcycles mem_area str_val read_dat16 simmem_write_null8 dependstats mprof_fn ../../peripheral/memory.c reg_memory_sec readfunc8 MT_PATTERN class_ptr calling_convention vapi_id iprompt_run uint32_t stdout _IO_save_end simmem_read16 __len readfunc16 fout memory_size seed mdelay long long unsigned int fexe_log sbp_bf_fwd mem_reset size_mask read_dat32 exe_log _IO_backup_base _offset int_val simmem_read32 init writefunc8 value time_point _fileno addr_val paramt_longlong size_t memory_name store_hitdelay memory_ce edge_trigger _IO_read_base runtime stdin cycle_duration _next readfunc32 memory_log _pos simmem_write16 hazardwait simmem_write_null16 storecycles superscalar longlong_val char /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/peripheral _mode filename memory_random_seed _IO_marker _IO_read_ptr load_missdelay uint8_t supercycles memory_order simmem_write_null32 fmprof oraddr_t _IO_write_base simmem_write32 gdb_enabled long long int paramt_int memory_type _IO_save_base valid param_t hazards mprofile sbuf_len read_up writeprog32_dat end_cycles timings_fn history direct_ops paramt_word memory_sec_end __quad_t size prof_fn exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts _vtable_offset sec_start fprof hush reset_instructions uint16_t stalled load_hitdelay simmem_read_zero16 config ustates _IO_read_end enabled short int sbp_bnf_fwd vapi long int dev_memarea config_param simmem_read_zero8 MT_UNKNOWN vapi_file hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_config mema mem_ops read_dat8 exe_log_marker exe_log_type _lock random_seed simmem_read_zero32 long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt type unsigned char _sbuf pattern write_dat16 _IO_write_ptr config_section delayr paramt_str MT_RANDOM reset_cycles addr writefunc16 memory_delayr write_dat8 memory_delayw baseaddr server_port __retval memory_pattern __off_t verbose signed char profile short unsigned int exe_log_fn addr_compare writefunc32 double missdelay cycles _chain FILE writeprog8_dat _flags2 exe_log_end _cur_column memory_mc __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 I @
|
XJ %
|
XJ %
|
+
|
+
|
0
|
0
|
B v
> N @ R " N 0Z ^ 2 $ _ m 2 % ' | 8Z
* 9 1 % [ 2 [ 0 62 ; - < < < `A H @G
|
B v
> N @ R " N 0Z ^ 2 $ _ m 2 % ' | 8Z
* 9 1 % [ 2 [ 0 62 ; - < < < `A H @G
|
& 0 3 P B p Q _ r
| p d G ) Q # 0 Q 7 M K H ] 0 H p H
|
& 0 3 P B p Q _ r
| p d G ) Q # 0 Q 7 M K H ] 0 H p H
|
) . 3 6 9 @ G K S Z 4 \ L
d < % 4 K a p memory.c simmem_read32 simmem_read16 simmem_read8 simmem_write32 simmem_write16 simmem_write8 memory_random_seed memory_ce memory_mc memory_baseaddr memory_size memory_delayr memory_delayw memory_sec_end memory_sec_start memory_type memory_pattern memory_name memory_log simmem_write_null8 simmem_write_null16 simmem_write_null32 simmem_read_zero8 simmem_read_zero16 simmem_read_zero32 mem_reset .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC19 .LC20 .LC21 .LC22 .LC23 .LC25 .LC24 .LC26 reg_memory_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param __strdup free stderr fwrite strcasecmp config fprintf malloc reg_mem_area set_mem_valid mc_reg_mem_area reg_sim_reset exit srandom random time runtime & I ,
|
) . 3 6 9 @ G K S Z 4 \ L
d < % 4 K a p memory.c simmem_read32 simmem_read16 simmem_read8 simmem_write32 simmem_write16 simmem_write8 memory_random_seed memory_ce memory_mc memory_baseaddr memory_size memory_delayr memory_delayw memory_sec_end memory_sec_start memory_type memory_pattern memory_name memory_log simmem_write_null8 simmem_write_null16 simmem_write_null32 simmem_read_zero8 simmem_read_zero16 simmem_read_zero32 mem_reset .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC12 .LC13 .LC14 .LC15 .LC16 .LC17 .LC18 .LC19 .LC20 .LC21 .LC22 .LC23 .LC25 .LC24 .LC26 reg_memory_sec __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ reg_config_sec reg_config_param __strdup free stderr fwrite strcasecmp config fprintf malloc reg_mem_area set_mem_valid mc_reg_mem_area reg_sim_reset exit srandom random time runtime & I ,
|
J 5 ? I + Q K a k , w L } - L . L / L 0 L
1 + L 1 ; 2 O L U _ 3 s L y 4 L 5 L 6 L I
|
J 5 ? I + Q K a k , w L } - L . L / L 0 L
1 + L 1 ; 2 O L U _ 3 s L y 4 L 5 L 6 L I
|
J M 6 I <
|
J M 6 I <
|
J K N S M I
|
J K N S M I
|
J O 7 P I
|
J O 7 P I
|
J 8 Q 2 9 > Q R . ^ Q r : ~ Q O ; P I
|
J 8 Q 2 9 > Q R . ^ Q r : ~ Q O ; P I
|
J R <
O S 5 I ;
|
J R <
O S 5 I ;
|
J H R c = m O w S I
|
J H R c = m O w S I
|
J R > O S I
|
J R > O S I
|
J R ? O S 5 I ;
|
J R ? O S 5 I ;
|
J D R X @ b O l S I
|
J D R X @ b O l S I
|
J R A O S I
|
J R A O S I
|
J T ( 1 E K T U V W X N # , 5 ; J S \ x B O S Y I
|
J T ( 1 E K T U V W X N # , 5 ; J S \ x B O S Y I
|
J O C P Y Z ) [ \ D ] S I
|
J O C P Y Z ) [ \ D ] S I
|
J T
|
J T
|
T h
|
T h
|
O
|
O
|
E
|
E
|
P
|
P
|
Y ( ( ( ! & ( 3 ( = ( V ( ] ( d ( k ( r ( y ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ) ( 8 ( G ( V ( e ( t ( ( ( ( ( ( ( ( ( (
|
Y ( ( ( ! & ( 3 ( = ( V ( ] ( d ( k ( r ( y ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ) ( 8 ( G ( V ( e ( t ( ( ( ( ( ( ( ( ( (
|
( ( ( ( 7 ( F ( U ( d ( s ( ( ( ( ( ( ( ( ( $ ( 2 ( @ ( ( ( ( ( ( ( ( ( ( ( $ ( 2 ( @ ( N ( e ( s ( ( ( ( ( ( ( ( ( ( ( ( - ( D ( R ( ` ( n ( | ( ( ( ( ( ( ( ( ( ( ' ( 5 ( C ( Q ( h ( v ( ( ( ( ( - ( E ( S ( a ( o ( } ( ( ( ( ( ( ( ( ( ( ( ( % ( < ( I ( W ( e ( s ( ( ( ( ( ( ( ( ( = ( I ( T ( _ ( j ( v ( ( ( ( ( ( ( ( ( ( ( ( ( &
|
( ( ( ( 7 ( F ( U ( d ( s ( ( ( ( ( ( ( ( ( $ ( 2 ( @ ( ( ( ( ( ( ( ( ( ( ( $ ( 2 ( @ ( N ( e ( s ( ( ( ( ( ( ( ( ( ( ( ( - ( D ( R ( ` ( n ( | ( ( ( ( ( ( ( ( ( ( ' ( 5 ( C ( Q ( h ( v ( ( ( ( ( - ( E ( S ( a ( o ( } ( ( ( ( ( ( ( ( ( ( ( ( % ( < ( I ( W ( e ( s ( ( ( ( ( ( ( ( ( = ( I ( T ( _ ( j ( v ( ( ( ( ( ( ( ( ( ( ( ( ( &
|
( 8
|
( 8
|
( D
|
( D
|
( R
|
( R
|
( `
|
( `
|
( n
|
( n
|
( |
|
( |
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
(
|
|
|
