OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0/] [cpu/] [common/] [trace.c] - Diff between revs 19 and 135

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 19 Rev 135
/* trace.c -- Simulator breakpoints
/* trace.c -- Simulator breakpoints
 
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2008 Embecosm Limited
   Copyright (C) 2008 Embecosm Limited
 
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
 
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
 
 
   This program is free software; you can redistribute it and/or modify it
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
   any later version.
 
 
   This program is distributed in the hope that it will be useful, but WITHOUT
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
   more details.
 
 
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
/* This program is commented throughout in a fashion suitable for processing
/* This program is commented throughout in a fashion suitable for processing
   with Doxygen. */
   with Doxygen. */
 
 
 
 
/* Autoconf and/or portability configuration */
/* Autoconf and/or portability configuration */
#include "config.h"
#include "config.h"
 
 
/* Package includes */
/* Package includes */
#include "trace.h"
#include "trace.h"
#include "sim-config.h"
#include "sim-config.h"
#include "abstract.h"
#include "abstract.h"
#include "labels.h"
#include "labels.h"
 
 
 
 
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/*!Set instruction execution breakpoint
/*!Set instruction execution breakpoint
 
 
   @param[in] addr  The address for the breakpoint                           */
   @param[in] addr  The address for the breakpoint                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
void
void
set_insnbrkpoint (oraddr_t addr)
set_insnbrkpoint (oraddr_t addr)
{
{
  addr &= ~ADDR_C (3);          /* 32-bit aligned */
  addr &= ~ADDR_C (3);          /* 32-bit aligned */
 
 
  if (!verify_memoryarea (addr))
  if (!verify_memoryarea (addr))
    {
    {
      PRINTF
      PRINTF
        ("WARNING: This breakpoint is out of the simulated memory range.\n");
        ("WARNING: This breakpoint is out of the simulated memory range.\n");
    }
    }
 
 
  if (has_breakpoint (addr))
  if (has_breakpoint (addr))
    {
    {
      remove_breakpoint (addr);
      remove_breakpoint (addr);
      PRINTF ("\nBreakpoint at 0x%" PRIxADDR " cleared.\n", addr);
      PRINTF ("\nBreakpoint at 0x%" PRIxADDR " cleared.\n", addr);
    }
    }
  else
  else
    {
    {
      add_breakpoint (addr);
      add_breakpoint (addr);
      PRINTF ("\nBreakpoint at 0x%" PRIxADDR " set.\n", addr);
      PRINTF ("\nBreakpoint at 0x%" PRIxADDR " set.\n", addr);
    }
    }
 
 
  return;
  return;
 
 
}       /* set_insnbrkpoint () */
}       /* set_insnbrkpoint () */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.