OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [cpu/] [or1k/] [arch.h] - Diff between revs 19 and 128

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 19 Rev 128
/* arch.h -- OR1K architecture specific macros
/* arch.h -- OR1K architecture specific macros
 
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2008 Embecosm Limited
   Copyright (C) 2008 Embecosm Limited
 
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
 
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
 
 
   This program is free software; you can redistribute it and/or modify it
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
   any later version.
 
 
   This program is distributed in the hope that it will be useful, but WITHOUT
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
   more details.
 
 
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
/* This program is commented throughout in a fashion suitable for processing
/* This program is commented throughout in a fashion suitable for processing
   with Doxygen. */
   with Doxygen. */
 
 
 
 
#ifndef ARCH__H
#ifndef ARCH__H
#define ARCH__H
#define ARCH__H
 
 
/* Autoconf and/or portability configuration */
/* Autoconf and/or portability configuration */
#include "port.h"
#include "port.h"
 
 
/*! Index of the link register */
/*! Index of the link register */
#define LINK_REGNO     9
#define LINK_REGNO     9
 
 
/* Conversion macros */
/* Conversion macros */
#define ADDR_C(c)  UINT32_C(c)
#define ADDR_C(c)  UINT32_C(c)
#define REG_C(c)   UINT32_C(c)
#define REG_C(c)   UINT32_C(c)
 
 
/* Strings for printing OpenRISC types */
/* Strings for printing OpenRISC types */
#define PRIxADDR  "08" PRIx32   /*!< print an openrisc address in hex */
#define PRIxADDR  "08" PRIx32   /*!< print an openrisc address in hex */
#define PRIxREG   "08" PRIx32   /*!< print an openrisc register in hex */
#define PRIxREG   "08" PRIx32   /*!< print an openrisc register in hex */
#define PRIdREG   PRId32        /*!< print an openrisc register in decimals */
#define PRIdREG   PRId32        /*!< print an openrisc register in decimals */
 
 
/* Basic types for openrisc */
/* Basic types for openrisc */
typedef uint32_t  oraddr_t;     /*!< Address as addressed by openrisc */
typedef uint32_t  oraddr_t;     /*!< Address as addressed by openrisc */
typedef uint32_t  uorreg_t;     /*!< An unsigned register of openrisc */
typedef uint32_t  uorreg_t;     /*!< An unsigned register of openrisc */
typedef int32_t   orreg_t;      /*!< A signed register of openrisc */
typedef int32_t   orreg_t;      /*!< A signed register of openrisc */
 
 
#endif /* ARCH__H */
#endif /* ARCH__H */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.