OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [testsuite/] [or1ksim.tests/] [inst-set-test.cfg] - Diff between revs 107 and 128

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 107 Rev 128
/* inst-set.cfg -- Or1ksim instruction set configuration script file
/* inst-set.cfg -- Or1ksim instruction set configuration script file
   Copyright (C) 2001, Marko Mlinar 
   Copyright (C) 2001, Marko Mlinar 
   Copyright (C) 2010 Embecosm Limited
   Copyright (C) 2010 Embecosm Limited
   Contributor Marko Mlinar 
   Contributor Marko Mlinar 
   Contributor Jeremy Bennett 
   Contributor Jeremy Bennett 
   This file is part of OpenRISC 1000 Architectural Simulator.
   This file is part of OpenRISC 1000 Architectural Simulator.
   This program is free software; you can redistribute it and/or modify it
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
   any later version.
   This program is distributed in the hope that it will be useful, but WITHOUT
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
   more details.
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see .  */
   with this program.  If not, see .  */
/* This configuration file is particularly intended for intruction set tests
/* This configuration file is particularly intended for intruction set tests
   which have a single block of RAM and make no use of the memory controller
   which have a single block of RAM and make no use of the memory controller
   or flash memory. */
   or flash memory. */
section memory
section memory
  type     = unknown /* Fastest */
  type     = unknown /* Fastest */
  name     = "RAM"
  name     = "RAM"
  baseaddr = 0x00000000
  baseaddr = 0x00000000
  size     = 0x00200000
  size     = 0x00200000
  delayr   = 2
  delayr   = 2
  delayw   = 4
  delayw   = 4
end
end
section immu
section immu
  enabled = 0
  enabled = 0
end
end
section dmmu
section dmmu
  enabled = 0
  enabled = 0
end
end
section ic
section ic
  enabled = 0
  enabled = 0
end
end
section dc
section dc
  enabled = 0
  enabled = 0
end
end
section cpu
section cpu
  ver         = 0x12
  ver         = 0x12
  rev         = 0x0001
  rev         = 0x0001
  superscalar = 0
  superscalar = 0
  hazards     = 0
  hazards     = 0
  dependstats = 0
  dependstats = 0
end
end
section bpb
section bpb
  enabled = 0
  enabled = 0
end
end
section debug
section debug
/*  enabled = 1
/*  enabled = 1
  rsp_enabled = 1
  rsp_enabled = 1
  rsp_port = 51000*/
  rsp_port = 51000*/
end
end
section sim
section sim
  debug   = 0
  debug   = 0
  profile = 0
  profile = 0
  prof_fn = "sim.profile"
  prof_fn = "sim.profile"
  exe_log      = 0
  exe_log      = 0
  exe_log_type = software
  exe_log_type = software
  exe_log_fn   = "executed.log"
  exe_log_fn   = "executed.log"
end
end
section mc
section mc
  enabled  = 0
  enabled  = 0
end
end
section dma
section dma
  enabled  = 0
  enabled  = 0
end
end
section ethernet
section ethernet
  enabled = 0
  enabled = 0
end
end
section VAPI
section VAPI
  enabled = 0
  enabled = 0
end
end
section fb
section fb
  enabled = 0
  enabled = 0
end
end
section kbd
section kbd
  enabled = 0
  enabled = 0
end
end
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.