OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [testsuite/] [test-code-or1k/] [inst-set-test/] [inst-set-test.ld] - Diff between revs 107 and 128

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 107 Rev 128
/* inst-set.ld. Linker script for Or1ksim instruction set test programs
/* inst-set.ld. Linker script for Or1ksim instruction set test programs
   Copyright (C) 1999-2006 OpenCores
   Copyright (C) 1999-2006 OpenCores
   Copyright (C) 2010 Embecosm Limited
   Copyright (C) 2010 Embecosm Limited
   Contributors various OpenCores participants
   Contributors various OpenCores participants
   Contributor Jeremy Bennett 
   Contributor Jeremy Bennett 
   This file is part of OpenRISC 1000 Architectural Simulator.
   This file is part of OpenRISC 1000 Architectural Simulator.
   This program is free software; you can redistribute it and/or modify it
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
   any later version.
   This program is distributed in the hope that it will be useful, but WITHOUT
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
   more details.
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see .  */
   with this program.  If not, see .  */
/* ----------------------------------------------------------------------------
/* ----------------------------------------------------------------------------
   This code is commented throughout for use with Doxygen.
   This code is commented throughout for use with Doxygen.
   --------------------------------------------------------------------------*/
   --------------------------------------------------------------------------*/
/* ----------------------------------------------------------------------------
/* ----------------------------------------------------------------------------
   This is a much simplified linker script for use with instruction set test
   This is a much simplified linker script for use with instruction set test
   programs. In particular they do not use the memory controller.
   programs. In particular they do not use the memory controller.
   --------------------------------------------------------------------------*/
   --------------------------------------------------------------------------*/
MEMORY
MEMORY
        {
        {
        ram : ORIGIN = 0x00000000, LENGTH = 0x00200000
        ram : ORIGIN = 0x00000000, LENGTH = 0x00200000
        }
        }
/* Force _reset to be linked in wherever it is (library or source) */
/* Force _reset to be linked in wherever it is (library or source) */
EXTERN(_reset)
EXTERN(_reset)
SECTIONS
SECTIONS
{
{
        /* Section .boot-text guarantees that the code for exception
        /* Section .boot-text guarantees that the code for exception
           handling is placed first. */
           handling is placed first. */
        .text :
        .text :
        {
        {
        *(.boot-text)
        *(.boot-text)
        *(.text)
        *(.text)
        *(.rodata)
        *(.rodata)
        } > ram
        } > ram
        .data :
        .data :
        {
        {
        *(.data)
        *(.data)
        } > ram
        } > ram
        .bss :
        .bss :
        {
        {
        *(.bss)
        *(.bss)
        } > ram
        } > ram
        .stack ALIGN (0x10) (NOLOAD) :
        .stack ALIGN (0x10) (NOLOAD) :
        {
        {
        *(.stack)
        *(.stack)
        } > ram
        } > ram
}
}
ENTRY (_reset)
ENTRY (_reset)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.