/* is-xor-test.S. l.xor and l.xori instruction test of Or1ksim
|
/* is-xor-test.S. l.xor and l.xori instruction test of Or1ksim
|
*
|
*
|
* Copyright (C) 1999-2006 OpenCores
|
* Copyright (C) 1999-2006 OpenCores
|
* Copyright (C) 2010 Embecosm Limited
|
* Copyright (C) 2010 Embecosm Limited
|
*
|
*
|
* Contributors various OpenCores participants
|
* Contributors various OpenCores participants
|
* Contributor Jeremy Bennett
|
* Contributor Jeremy Bennett
|
*
|
*
|
* This file is part of OpenRISC 1000 Architectural Simulator.
|
* This file is part of OpenRISC 1000 Architectural Simulator.
|
*
|
*
|
* This program is free software; you can redistribute it and/or modify it
|
* This program is free software; you can redistribute it and/or modify it
|
* under the terms of the GNU General Public License as published by the Free
|
* under the terms of the GNU General Public License as published by the Free
|
* Software Foundation; either version 3 of the License, or (at your option)
|
* Software Foundation; either version 3 of the License, or (at your option)
|
* any later version.
|
* any later version.
|
*
|
*
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
* more details.
|
* more details.
|
*
|
*
|
* You should have received a copy of the GNU General Public License along
|
* You should have received a copy of the GNU General Public License along
|
* with this program. If not, see .
|
* with this program. If not, see .
|
*/
|
*/
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* Coding conventions are described in inst-set-test.S
|
* Coding conventions are described in inst-set-test.S
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* Test coverage
|
* Test coverage
|
*
|
*
|
* The l.xor and l.xori instructions should never set the carry and overflow
|
* The l.xor and l.xori instructions should never set the carry and overflow
|
* flags.
|
* flags.
|
*
|
*
|
* Problems in this area were reported in Bugs 1782, 1783 and 1784. Having
|
* Problems in this area were reported in Bugs 1782, 1783 and 1784. Having
|
* fixed the problem, this is (in good software engineering style), a
|
* fixed the problem, this is (in good software engineering style), a
|
* regression test to go with the fix.
|
* regression test to go with the fix.
|
*
|
*
|
* This is not a comprehensive test of any instruction (yet).
|
* This is not a comprehensive test of any instruction (yet).
|
*
|
*
|
* Of course what is really needed is a comprehensive instruction test...
|
* Of course what is really needed is a comprehensive instruction test...
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
|
|
|
|
#include "inst-set-test.h"
|
#include "inst-set-test.h"
|
|
|
/* A macro to sign extend a 16-bit value */
|
/* A macro to sign extend a 16-bit value */
|
#define SE(v) (v | ((v & 0x8000) << 1) | \
|
#define SE(v) (v | ((v & 0x8000) << 1) | \
|
((v & 0x8000) << 2) | \
|
((v & 0x8000) << 2) | \
|
((v & 0x8000) << 3) | \
|
((v & 0x8000) << 3) | \
|
((v & 0x8000) << 4) | \
|
((v & 0x8000) << 4) | \
|
((v & 0x8000) << 5) | \
|
((v & 0x8000) << 5) | \
|
((v & 0x8000) << 6) | \
|
((v & 0x8000) << 6) | \
|
((v & 0x8000) << 7) | \
|
((v & 0x8000) << 7) | \
|
((v & 0x8000) << 8) | \
|
((v & 0x8000) << 8) | \
|
((v & 0x8000) << 9) | \
|
((v & 0x8000) << 9) | \
|
((v & 0x8000) << 10) | \
|
((v & 0x8000) << 10) | \
|
((v & 0x8000) << 11) | \
|
((v & 0x8000) << 11) | \
|
((v & 0x8000) << 12) | \
|
((v & 0x8000) << 12) | \
|
((v & 0x8000) << 13) | \
|
((v & 0x8000) << 13) | \
|
((v & 0x8000) << 14) | \
|
((v & 0x8000) << 14) | \
|
((v & 0x8000) << 15) | \
|
((v & 0x8000) << 15) | \
|
((v & 0x8000) << 16) )
|
((v & 0x8000) << 16) )
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* A macro to carry out a test of bitwise XOR in registers
|
* A macro to carry out a test of bitwise XOR in registers
|
*
|
*
|
* This opcode should never set the flags. Result is compared with the native
|
* This opcode should never set the flags. Result is compared with the native
|
* computed value.
|
* computed value.
|
*
|
*
|
* Arguments
|
* Arguments
|
* op1: First operand value
|
* op1: First operand value
|
* op2: Second operand value
|
* op2: Second operand value
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
#define TEST_XOR(op1, op2) \
|
#define TEST_XOR(op1, op2) \
|
l.mfspr r3,r0,SPR_SR /* Clear flags */ ;\
|
l.mfspr r3,r0,SPR_SR /* Clear flags */ ;\
|
LOAD_CONST (r2, ~(SPR_SR_CY | SPR_SR_OV)) ;\
|
LOAD_CONST (r2, ~(SPR_SR_CY | SPR_SR_OV)) ;\
|
l.and r3,r3,r2 ;\
|
l.and r3,r3,r2 ;\
|
l.mtspr r0,r3,SPR_SR ;\
|
l.mtspr r0,r3,SPR_SR ;\
|
;\
|
;\
|
LOAD_CONST (r5,op1) /* Load operands */ ;\
|
LOAD_CONST (r5,op1) /* Load operands */ ;\
|
LOAD_CONST (r6,op2) ;\
|
LOAD_CONST (r6,op2) ;\
|
l.mtspr r0,r0,SPR_EPCR_BASE /* Clear record */ ;\
|
l.mtspr r0,r0,SPR_EPCR_BASE /* Clear record */ ;\
|
50: l.xor r4,r5,r6 ;\
|
50: l.xor r4,r5,r6 ;\
|
l.mfspr r2,r0,SPR_SR /* So we can examine flags */ ;\
|
l.mfspr r2,r0,SPR_SR /* So we can examine flags */ ;\
|
l.mfspr r5,r0,SPR_EPCR_BASE /* What triggered exception */ ;\
|
l.mfspr r5,r0,SPR_EPCR_BASE /* What triggered exception */ ;\
|
PUSH (r5) /* Save EPCR for later */ ;\
|
PUSH (r5) /* Save EPCR for later */ ;\
|
PUSH (r2) /* Save SR for later */ ;\
|
PUSH (r2) /* Save SR for later */ ;\
|
PUSH (r4) /* Save result for later */ ;\
|
PUSH (r4) /* Save result for later */ ;\
|
;\
|
;\
|
PUTS (" 0x") ;\
|
PUTS (" 0x") ;\
|
PUTH (op1) ;\
|
PUTH (op1) ;\
|
PUTS (" ^ 0x") ;\
|
PUTS (" ^ 0x") ;\
|
PUTH (op2) ;\
|
PUTH (op2) ;\
|
PUTS (" = 0x") ;\
|
PUTS (" = 0x") ;\
|
PUTH (op1 ^ op2) ;\
|
PUTH (op1 ^ op2) ;\
|
PUTS (": ") ;\
|
PUTS (": ") ;\
|
POP (r4) ;\
|
POP (r4) ;\
|
CHECK_RES1 (r4, op1 ^ op2) ;\
|
CHECK_RES1 (r4, op1 ^ op2) ;\
|
;\
|
;\
|
POP(r2) /* Retrieve SR */ ;\
|
POP(r2) /* Retrieve SR */ ;\
|
PUSH(r2) ;\
|
PUSH(r2) ;\
|
LOAD_CONST (r4, SPR_SR_CY) /* The carry bit */ ;\
|
LOAD_CONST (r4, SPR_SR_CY) /* The carry bit */ ;\
|
l.and r2,r2,r4 ;\
|
l.and r2,r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
CHECK_FLAG ("- carry flag set: ", FALSE) ;\
|
CHECK_FLAG ("- carry flag set: ", FALSE) ;\
|
;\
|
;\
|
POP(r2) /* Retrieve SR */ ;\
|
POP(r2) /* Retrieve SR */ ;\
|
LOAD_CONST (r4, SPR_SR_OV) /* The overflow bit */ ;\
|
LOAD_CONST (r4, SPR_SR_OV) /* The overflow bit */ ;\
|
l.and r2,r2,r4 ;\
|
l.and r2,r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
CHECK_FLAG ("- overflow flag set: ", FALSE) ;\
|
CHECK_FLAG ("- overflow flag set: ", FALSE) ;\
|
;\
|
;\
|
POP (r2) /* Retrieve EPCR */ ;\
|
POP (r2) /* Retrieve EPCR */ ;\
|
LOAD_CONST (r4, 50b) /* The opcode of interest */ ;\
|
LOAD_CONST (r4, 50b) /* The opcode of interest */ ;\
|
l.and r2,r2,r4 ;\
|
l.and r2,r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.bnf 51f ;\
|
l.bnf 51f ;\
|
;\
|
;\
|
PUTS (" - exception triggered: TRUE\n") ;\
|
PUTS (" - exception triggered: TRUE\n") ;\
|
l.j 52f ;\
|
l.j 52f ;\
|
l.nop ;\
|
l.nop ;\
|
;\
|
;\
|
51: PUTS (" - exception triggered: FALSE\n") ;\
|
51: PUTS (" - exception triggered: FALSE\n") ;\
|
52:
|
52:
|
|
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* A macro to carry out a test of bitwise XOR with an immediate operand
|
* A macro to carry out a test of bitwise XOR with an immediate operand
|
*
|
*
|
* This opcode should never set the flags. Result is compared with the native
|
* This opcode should never set the flags. Result is compared with the native
|
* computed value. Note that the OR1K architecture specfies that the immediate
|
* computed value. Note that the OR1K architecture specfies that the immediate
|
* operand is sign-extended, not zero-extended.
|
* operand is sign-extended, not zero-extended.
|
*
|
*
|
* Arguments
|
* Arguments
|
* op1: First operand value
|
* op1: First operand value
|
* op2: Second operand value
|
* op2: Second operand value
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
#define TEST_XORI(op1, op2) \
|
#define TEST_XORI(op1, op2) \
|
l.mfspr r3,r0,SPR_SR /* Clear flags */ ;\
|
l.mfspr r3,r0,SPR_SR /* Clear flags */ ;\
|
LOAD_CONST (r2, ~(SPR_SR_CY | SPR_SR_OV)) ;\
|
LOAD_CONST (r2, ~(SPR_SR_CY | SPR_SR_OV)) ;\
|
l.and r3,r3,r2 ;\
|
l.and r3,r3,r2 ;\
|
l.mtspr r0,r3,SPR_SR ;\
|
l.mtspr r0,r3,SPR_SR ;\
|
;\
|
;\
|
LOAD_CONST (r5,op1) /* Load operands */ ;\
|
LOAD_CONST (r5,op1) /* Load operands */ ;\
|
l.mtspr r0,r0,SPR_EPCR_BASE /* Clear record */ ;\
|
l.mtspr r0,r0,SPR_EPCR_BASE /* Clear record */ ;\
|
53: l.xori r4,r5,op2 ;\
|
53: l.xori r4,r5,op2 ;\
|
l.mfspr r2,r0,SPR_SR /* So we can examine flags */ ;\
|
l.mfspr r2,r0,SPR_SR /* So we can examine flags */ ;\
|
l.mfspr r5,r0,SPR_EPCR_BASE /* What triggered exception */ ;\
|
l.mfspr r5,r0,SPR_EPCR_BASE /* What triggered exception */ ;\
|
PUSH (r5) /* Save EPCR for later */ ;\
|
PUSH (r5) /* Save EPCR for later */ ;\
|
PUSH (r2) /* Save SR for later */ ;\
|
PUSH (r2) /* Save SR for later */ ;\
|
PUSH (r4) /* Save result for later */ ;\
|
PUSH (r4) /* Save result for later */ ;\
|
;\
|
;\
|
PUTS (" 0x") ;\
|
PUTS (" 0x") ;\
|
PUTH (op1) ;\
|
PUTH (op1) ;\
|
PUTS (" ^ 0x") ;\
|
PUTS (" ^ 0x") ;\
|
PUTHH (op2) ;\
|
PUTHH (op2) ;\
|
PUTS (" = 0x") ;\
|
PUTS (" = 0x") ;\
|
PUTH (op1 ^ SE (op2)) ;\
|
PUTH (op1 ^ SE (op2)) ;\
|
PUTS (": ") ;\
|
PUTS (": ") ;\
|
POP (r4) ;\
|
POP (r4) ;\
|
CHECK_RES1 (r4, op1 ^ SE (op2)) ;\
|
CHECK_RES1 (r4, op1 ^ SE (op2)) ;\
|
;\
|
;\
|
POP(r2) /* Retrieve SR */ ;\
|
POP(r2) /* Retrieve SR */ ;\
|
PUSH(r2) ;\
|
PUSH(r2) ;\
|
LOAD_CONST (r4, SPR_SR_CY) /* The carry bit */ ;\
|
LOAD_CONST (r4, SPR_SR_CY) /* The carry bit */ ;\
|
l.and r2,r2,r4 ;\
|
l.and r2,r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
CHECK_FLAG ("- carry flag set: ", FALSE) ;\
|
CHECK_FLAG ("- carry flag set: ", FALSE) ;\
|
;\
|
;\
|
POP(r2) /* Retrieve SR */ ;\
|
POP(r2) /* Retrieve SR */ ;\
|
LOAD_CONST (r4, SPR_SR_OV) /* The overflow bit */ ;\
|
LOAD_CONST (r4, SPR_SR_OV) /* The overflow bit */ ;\
|
l.and r2,r2,r4 ;\
|
l.and r2,r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
CHECK_FLAG ("- overflow flag set: ", FALSE) ;\
|
CHECK_FLAG ("- overflow flag set: ", FALSE) ;\
|
;\
|
;\
|
POP (r2) /* Retrieve EPCR */ ;\
|
POP (r2) /* Retrieve EPCR */ ;\
|
LOAD_CONST (r4, 53b) /* The opcode of interest */ ;\
|
LOAD_CONST (r4, 53b) /* The opcode of interest */ ;\
|
l.and r2,r2,r4 ;\
|
l.and r2,r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.sfeq r2,r4 ;\
|
l.bnf 54f ;\
|
l.bnf 54f ;\
|
;\
|
;\
|
PUTS (" - exception triggered: TRUE\n") ;\
|
PUTS (" - exception triggered: TRUE\n") ;\
|
l.j 55f ;\
|
l.j 55f ;\
|
l.nop ;\
|
l.nop ;\
|
;\
|
;\
|
54: PUTS (" - exception triggered: FALSE\n") ;\
|
54: PUTS (" - exception triggered: FALSE\n") ;\
|
55:
|
55:
|
|
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* Start of code
|
* Start of code
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
.section .text
|
.section .text
|
.global _start
|
.global _start
|
_start:
|
_start:
|
/* Always set OVE. We should never trigger an exception, even if this
|
/* Always set OVE. We should never trigger an exception, even if this
|
bit is set. */
|
bit is set. */
|
l.mfspr r3,r0,SPR_SR
|
l.mfspr r3,r0,SPR_SR
|
LOAD_CONST (r2, SPR_SR_OVE) /* Set OVE */
|
LOAD_CONST (r2, SPR_SR_OVE) /* Set OVE */
|
l.or r3,r3,r2
|
l.or r3,r3,r2
|
l.mtspr r0,r3,SPR_SR
|
l.mtspr r0,r3,SPR_SR
|
|
|
LOAD_STR (r3, " ** OVE flag set **\n")
|
LOAD_STR (r3, " ** OVE flag set **\n")
|
l.jal _puts
|
l.jal _puts
|
l.nop
|
l.nop
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* Test of xor, l.xor
|
* Test of xor, l.xor
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
_xor:
|
_xor:
|
LOAD_STR (r3, "l.xor\n")
|
LOAD_STR (r3, "l.xor\n")
|
l.jal _puts
|
l.jal _puts
|
l.nop
|
l.nop
|
|
|
/* Test a range of operands */
|
/* Test a range of operands */
|
TEST_XOR (0x00000000, 0x00000000)
|
TEST_XOR (0x00000000, 0x00000000)
|
TEST_XOR (0xffffffff, 0xffffffff)
|
TEST_XOR (0xffffffff, 0xffffffff)
|
TEST_XOR (0xaaaaaaaa, 0x00000000)
|
TEST_XOR (0xaaaaaaaa, 0x00000000)
|
TEST_XOR (0xaaaaaaaa, 0xaaaaaaaa)
|
TEST_XOR (0xaaaaaaaa, 0xaaaaaaaa)
|
TEST_XOR (0x55555555, 0x00000000)
|
TEST_XOR (0x55555555, 0x00000000)
|
TEST_XOR (0x55555555, 0x55555555)
|
TEST_XOR (0x55555555, 0x55555555)
|
TEST_XOR (0xaaaaaaaa, 0x55555555)
|
TEST_XOR (0xaaaaaaaa, 0x55555555)
|
TEST_XOR (0x4c70f07c, 0xb38f0f83)
|
TEST_XOR (0x4c70f07c, 0xb38f0f83)
|
TEST_XOR (0x4c70f07c, 0xc4c70f07)
|
TEST_XOR (0x4c70f07c, 0xc4c70f07)
|
TEST_XOR (0xb38f0f83, 0x38f0f83b)
|
TEST_XOR (0xb38f0f83, 0x38f0f83b)
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* Test of xor with immediate half word, l.xori
|
* Test of xor with immediate half word, l.xori
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
_xori:
|
_xori:
|
LOAD_STR (r3, "l.xori\n")
|
LOAD_STR (r3, "l.xori\n")
|
l.jal _puts
|
l.jal _puts
|
l.nop
|
l.nop
|
|
|
/* Test a range of operands */
|
/* Test a range of operands */
|
TEST_XORI (0x00000000, 0x0000)
|
TEST_XORI (0x00000000, 0x0000)
|
TEST_XORI (0xffffffff, 0xffff)
|
TEST_XORI (0xffffffff, 0xffff)
|
TEST_XORI (0xaaaaaaaa, 0x0000)
|
TEST_XORI (0xaaaaaaaa, 0x0000)
|
TEST_XORI (0xaaaaaaaa, 0xaaaa)
|
TEST_XORI (0xaaaaaaaa, 0xaaaa)
|
TEST_XORI (0x55555555, 0x0000)
|
TEST_XORI (0x55555555, 0x0000)
|
TEST_XORI (0x55555555, 0x5555)
|
TEST_XORI (0x55555555, 0x5555)
|
TEST_XORI (0xaaaaaaaa, 0x5555)
|
TEST_XORI (0xaaaaaaaa, 0x5555)
|
TEST_XORI (0x4c70f07c, 0x0f83)
|
TEST_XORI (0x4c70f07c, 0x0f83)
|
TEST_XORI (0x4c70f07c, 0x0f07)
|
TEST_XORI (0x4c70f07c, 0x0f07)
|
TEST_XORI (0xb38f0f83, 0xf83b)
|
TEST_XORI (0xb38f0f83, 0xf83b)
|
|
|
/* ----------------------------------------------------------------------------
|
/* ----------------------------------------------------------------------------
|
* All done
|
* All done
|
* ------------------------------------------------------------------------- */
|
* ------------------------------------------------------------------------- */
|
_exit:
|
_exit:
|
LOAD_STR (r3, "Test completed\n")
|
LOAD_STR (r3, "Test completed\n")
|
l.jal _puts
|
l.jal _puts
|
l.nop
|
l.nop
|
|
|
TEST_EXIT
|
TEST_EXIT
|
|
|