OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [testsuite/] [test-code-or1k/] [mc-async/] [Makefile.am] - Diff between revs 90 and 128

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 90 Rev 128
# Makefile.am for or1ksim testsuite CPU test program: mc-async
# Makefile.am for or1ksim testsuite CPU test program: mc-async
# Copyright (C) Embecosm Limited, 2010
# Copyright (C) Embecosm Limited, 2010
# Contributor Jeremy Bennett 
# Contributor Jeremy Bennett 
# This file is part of OpenRISC 1000 Architectural Simulator.
# This file is part of OpenRISC 1000 Architectural Simulator.
# This program is free software; you can redistribute it and/or modify it
# This program is free software; you can redistribute it and/or modify it
# under the terms of the GNU General Public License as published by the Free
# under the terms of the GNU General Public License as published by the Free
# Software Foundation; either version 3 of the License, or (at your option)
# Software Foundation; either version 3 of the License, or (at your option)
# any later version.
# any later version.
# This program is distributed in the hope that it will be useful, but WITHOUT
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# more details.
# more details.
# You should have received a copy of the GNU General Public License along
# You should have received a copy of the GNU General Public License along
# with this program.  If not, see .  */
# with this program.  If not, see .  */
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
# This code is commented throughout for use with Doxygen.
# This code is commented throughout for use with Doxygen.
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
# A test of memory control of asynchronous memory. This code currently does
# A test of memory control of asynchronous memory. This code currently does
# not work.
# not work.
check_PROGRAMS    = mc-async
check_PROGRAMS    = mc-async
mc_async_SOURCES  = mc-async.c \
mc_async_SOURCES  = mc-async.c \
                    mc-async.h
                    mc-async.h
mc_async_CPPFLAGS = -I$(srcdir)/../../../peripheral \
mc_async_CPPFLAGS = -I$(srcdir)/../../../peripheral \
                    -I$(srcdir)/../../../cpu/common \
                    -I$(srcdir)/../../../cpu/common \
                    -I$(srcdir)/../../../cpu/or1k   \
                    -I$(srcdir)/../../../cpu/or1k   \
                    -I$(srcdir)/../../../port
                    -I$(srcdir)/../../../port
mc_async_LDFLAGS  = -T$(srcdir)/../except-mc.ld
mc_async_LDFLAGS  = -T$(srcdir)/../except-mc.ld
mc_async_LDADD    = ../mc-common/except-mc.lo    \
mc_async_LDADD    = ../mc-common/except-mc.lo    \
                    ../mc-common/libmc-common.la \
                    ../mc-common/libmc-common.la \
                    ../support/libsupport.la
                    ../support/libsupport.la
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.