OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [cpu/] [or32/] [op-1t-op.h] - Diff between revs 19 and 347

Only display areas with differences | Details | Blame | View Log

Rev 19 Rev 347
/* op-1t-op.h -- Micro operations useing only one temporary
/* op-1t-op.h -- Micro operations useing only one temporary
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
 
 
This file is part of OpenRISC 1000 Architectural Simulator.
This file is part of OpenRISC 1000 Architectural Simulator.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
 
__or_dynop void glue(op_imm, T)(void)
__or_dynop void glue(op_imm, T)(void)
{
{
  T0 = OP_PARAM1;
  T0 = OP_PARAM1;
}
}
 
 
__or_dynop void glue(op_clear, T)(void)
__or_dynop void glue(op_clear, T)(void)
{
{
  T0 = 0;
  T0 = 0;
}
}
 
 
__or_dynop void glue(op_check_null_except_delay, T)(void)
__or_dynop void glue(op_check_null_except_delay, T)(void)
{
{
  if(!T0) {
  if(!T0) {
    /* Do exception */
    /* Do exception */
    env->sprs[SPR_EEAR_BASE] = env->pc - 4;
    env->sprs[SPR_EEAR_BASE] = env->pc - 4;
    env->delay_insn = 0;
    env->delay_insn = 0;
    do_jump(EXCEPT_ILLEGAL);
    do_jump(EXCEPT_ILLEGAL);
  }
  }
}
}
 
 
__or_dynop void glue(op_check_null_except, T)(void)
__or_dynop void glue(op_check_null_except, T)(void)
{
{
  if(!T0) {
  if(!T0) {
    /* Do exception */
    /* Do exception */
    env->sprs[SPR_EEAR_BASE] = env->pc;
    env->sprs[SPR_EEAR_BASE] = env->pc;
    do_jump(EXCEPT_ILLEGAL);
    do_jump(EXCEPT_ILLEGAL);
  }
  }
}
}
 
 
__or_dynop void glue(op_calc_insn_ea, T)(void)
__or_dynop void glue(op_calc_insn_ea, T)(void)
{
{
  env->insn_ea = T0 + OP_PARAM1;
  env->insn_ea = T0 + OP_PARAM1;
}
}
 
 
__or_dynop void glue(op_macrc, T)(void)
__or_dynop void glue(op_macrc, T)(void)
{
{
  /* FIXME: How is this supposed to work?  The architechture manual says that
  /* FIXME: How is this supposed to work?  The architechture manual says that
   * the low 32-bits shall be saved into rD.  I have just copied this code from
   * the low 32-bits shall be saved into rD.  I have just copied this code from
   * insnset.c to make testbench/mul pass */
   * insnset.c to make testbench/mul pass */
  int64_t temp = env->sprs[SPR_MACLO] | ((int64_t)env->sprs[SPR_MACHI] << 32);
  int64_t temp = env->sprs[SPR_MACLO] | ((int64_t)env->sprs[SPR_MACHI] << 32);
 
 
  T0 = (orreg_t)(temp >> 28);
  T0 = (orreg_t)(temp >> 28);
  env->sprs[SPR_MACLO] = 0;
  env->sprs[SPR_MACLO] = 0;
  env->sprs[SPR_MACHI] = 0;
  env->sprs[SPR_MACHI] = 0;
}
}
 
 
__or_dynop void glue(op_mac_imm, T)(void)
__or_dynop void glue(op_mac_imm, T)(void)
{
{
  int64_t temp = env->sprs[SPR_MACLO] | ((int64_t)env->sprs[SPR_MACHI] << 32);
  int64_t temp = env->sprs[SPR_MACLO] | ((int64_t)env->sprs[SPR_MACHI] << 32);
 
 
  temp += (int64_t)T0 * (int64_t)OP_PARAM1;
  temp += (int64_t)T0 * (int64_t)OP_PARAM1;
 
 
  env->sprs[SPR_MACLO] = temp & 0xffffffff;
  env->sprs[SPR_MACLO] = temp & 0xffffffff;
  env->sprs[SPR_MACHI] = temp >> 32;
  env->sprs[SPR_MACHI] = temp >> 32;
}
}
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.