OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [debug/] [jtag.h] - Diff between revs 98 and 347

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 98 Rev 347
/* jtag.c -- JTAG modeling
/* jtag.c -- JTAG modeling
 
 
   Copyright (C) 2010 Embecosm Limited
   Copyright (C) 2010 Embecosm Limited
 
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
 
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
 
 
   This program is free software; you can redistribute it and/or modify it
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
   any later version.
 
 
   This program is distributed in the hope that it will be useful, but WITHOUT
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
   more details.
 
 
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
/* This program is commented throughout in a fashion suitable for processing
/* This program is commented throughout in a fashion suitable for processing
   with Doxygen. */
   with Doxygen. */
 
 
 
 
#ifndef JTAG__H
#ifndef JTAG__H
#define JTAG__H
#define JTAG__H
 
 
/*! Enumeration of the JTAG instruction types */
/*! Enumeration of the JTAG instruction types */
enum  jtag_instr {
enum  jtag_instr {
  JI_UNDEFINED      =  -1,              /* Won't fit in bitfield */
  JI_UNDEFINED      =  -1,              /* Won't fit in bitfield */
  JI_EXTEST         = 0x0,
  JI_EXTEST         = 0x0,
  JI_SAMPLE_PRELOAD = 0x1,
  JI_SAMPLE_PRELOAD = 0x1,
  JI_IDCODE         = 0x2,
  JI_IDCODE         = 0x2,
  JI_DEBUG          = 0x8,
  JI_DEBUG          = 0x8,
  JI_MBIST          = 0x9,
  JI_MBIST          = 0x9,
  JI_BYPASS         = 0xf
  JI_BYPASS         = 0xf
};
};
 
 
/*! Enumeration of the JTAG module IDs */
/*! Enumeration of the JTAG module IDs */
enum  jtag_mod_id {
enum  jtag_mod_id {
  JM_UNDEFINED =  -1,                   /* Won't fit in bitfield */
  JM_UNDEFINED =  -1,                   /* Won't fit in bitfield */
  JM_WISHBONE  = 0x0,
  JM_WISHBONE  = 0x0,
  JM_CPU0      = 0x1,
  JM_CPU0      = 0x1,
  JM_CPU1      = 0x2
  JM_CPU1      = 0x2
};
};
 
 
/*! Enumeration of the DEBUG command types */
/*! Enumeration of the DEBUG command types */
enum  jtag_cmd {
enum  jtag_cmd {
  JCMD_UNDEFINED     = -1,              /* Won't fit in bitfield */
  JCMD_UNDEFINED     = -1,              /* Won't fit in bitfield */
  JCMD_GO_COMMAND    = 0x0,
  JCMD_GO_COMMAND    = 0x0,
  JCMD_READ_COMMAND  = 0x1,
  JCMD_READ_COMMAND  = 0x1,
  JCMD_WRITE_COMMAND = 0x2,
  JCMD_WRITE_COMMAND = 0x2,
  JCMD_READ_CONTROL  = 0x3,
  JCMD_READ_CONTROL  = 0x3,
  JCMD_WRITE_CONTROL = 0x4
  JCMD_WRITE_CONTROL = 0x4
};
};
 
 
/*! Enumeration of the access types for WRITE_COMMAND */
/*! Enumeration of the access types for WRITE_COMMAND */
enum  jtag_acc_type {
enum  jtag_acc_type {
  JAT_UNDEFINED  = -1,                  /* Won't fit in bitfield */
  JAT_UNDEFINED  = -1,                  /* Won't fit in bitfield */
  JAT_WRITE8     = 0,                    /* WishBone only */
  JAT_WRITE8     = 0,                    /* WishBone only */
  JAT_WRITE16    = 1,                   /* WishBone only */
  JAT_WRITE16    = 1,                   /* WishBone only */
  JAT_WRITE32    = 2,
  JAT_WRITE32    = 2,
  JAT_READ8      = 4,                   /* WishBone only */
  JAT_READ8      = 4,                   /* WishBone only */
  JAT_READ16     = 5,                   /* WishBone only */
  JAT_READ16     = 5,                   /* WishBone only */
  JAT_READ32     = 6
  JAT_READ32     = 6
};
};
 
 
/*! Enumeration of the status field bits */
/*! Enumeration of the status field bits */
enum jtag_status {
enum jtag_status {
  JS_OK             = 0x0,              /*!< No error */
  JS_OK             = 0x0,              /*!< No error */
  JS_CRC_IN_ERROR   = 0x1,              /*!< Supplied CRC error */
  JS_CRC_IN_ERROR   = 0x1,              /*!< Supplied CRC error */
  JS_MODULE_MISSING = 0x2,              /*!< Non-existent module select */
  JS_MODULE_MISSING = 0x2,              /*!< Non-existent module select */
  JS_WISHBONE_ERROR = 0x4,              /*!< Problem accessing Wishgone */
  JS_WISHBONE_ERROR = 0x4,              /*!< Problem accessing Wishgone */
  JS_OVER_UNDERRUN  = 0x8               /*!< Over/under-run of data */
  JS_OVER_UNDERRUN  = 0x8               /*!< Over/under-run of data */
};
};
 
 
/*! Enumeration of the control bits */
/*! Enumeration of the control bits */
enum jtag_control_bits {
enum jtag_control_bits {
  JCB_RESET = 51,                       /*!< Reset the processor */
  JCB_RESET = 51,                       /*!< Reset the processor */
  JCB_STALL = 50,                       /*!< Stall the processor */
  JCB_STALL = 50,                       /*!< Stall the processor */
};
};
 
 
/* Function prototypes for external use */
/* Function prototypes for external use */
extern void  jtag_init ();
extern void  jtag_init ();
extern void  jtag_reset ();
extern void  jtag_reset ();
extern void  jtag_shift_ir (unsigned char *jreg,
extern void  jtag_shift_ir (unsigned char *jreg,
                            int            num_bits);
                            int            num_bits);
extern void  jtag_shift_dr (unsigned char *jreg,
extern void  jtag_shift_dr (unsigned char *jreg,
                            int            num_bits);
                            int            num_bits);
 
 
#endif  /* JTAG__H */
#endif  /* JTAG__H */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.