OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [testsuite/] [test-code-or1k/] [default.ld] - Diff between revs 233 and 347

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 233 Rev 347
/* default.ld. Default linker script for Or1ksim test programs
/* default.ld. Default linker script for Or1ksim test programs
   Copyright (C) 1999-2006 OpenCores
   Copyright (C) 1999-2006 OpenCores
   Copyright (C) 2010 Embecosm Limited
   Copyright (C) 2010 Embecosm Limited
   Contributors various OpenCores participants
   Contributors various OpenCores participants
   Contributor Jeremy Bennett 
   Contributor Jeremy Bennett 
   This file is part of OpenRISC 1000 Architectural Simulator.
   This file is part of OpenRISC 1000 Architectural Simulator.
   This program is free software; you can redistribute it and/or modify it
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
   any later version.
   This program is distributed in the hope that it will be useful, but WITHOUT
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
   more details.
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see .  */
   with this program.  If not, see .  */
/* ----------------------------------------------------------------------------
/* ----------------------------------------------------------------------------
   This code is commented throughout for use with Doxygen.
   This code is commented throughout for use with Doxygen.
   --------------------------------------------------------------------------*/
   --------------------------------------------------------------------------*/
MEMORY
MEMORY
        {
        {
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
        flash  : ORIGIN = 0xf0000000, LENGTH = 0x00200000
        flash  : ORIGIN = 0xf0000000, LENGTH = 0x00200000
        ram    : ORIGIN = 0x00002000, LENGTH = 0x001fe000
        ram    : ORIGIN = 0x00002000, LENGTH = 0x001fe000
        }
        }
SECTIONS
SECTIONS
{
{
        /* Section .except-text guarantees that the code for exception
        /* Section .except-text guarantees that the code for exception
           handling is placed first. For some reason the linker script can't
           handling is placed first. For some reason the linker script can't
           see the _reset_vector symbol (even if we declare it global), so we
           see the _reset_vector symbol (even if we declare it global), so we
           explicitly set it. */
           explicitly set it. */
        .text :
        .text :
        {
        {
        *(.except-text)
        *(.except-text)
        *(.text)
        *(.text)
        *(.rodata)
        *(.rodata)
        *(.rodata.*)
        *(.rodata.*)
        _reset_vector = DEFINED (_reset_vector) ? _reset_vector : 0x00000100;
        _reset_vector = DEFINED (_reset_vector) ? _reset_vector : 0x00000100;
        _src_beg = .;
        _src_beg = .;
        } > flash
        } > flash
        .dummy ALIGN(0x4):
        .dummy ALIGN(0x4):
        {
        {
         _src_beg = .;
         _src_beg = .;
        } > flash
        } > flash
        .except :
        .except :
        AT ( ADDR (.dummy))
        AT ( ADDR (.dummy))
        {
        {
        _except_beg = .;
        _except_beg = .;
        *(.except)
        *(.except)
        _except_end = .;
        _except_end = .;
        } > except
        } > except
        .data :
        .data :
        AT ( ADDR (.dummy) + SIZEOF (.except))
        AT ( ADDR (.dummy) + SIZEOF (.except))
        {
        {
        _dst_beg = .;
        _dst_beg = .;
        *(.data)
        *(.data)
        *(.data.rel)
        *(.data.rel)
        *(.data.rel.local)
        *(.data.rel.local)
        _dst_end = .;
        _dst_end = .;
        } > ram
        } > ram
        .bss :
        .bss :
        {
        {
        *(.bss)
        *(.bss)
        } > ram
        } > ram
        .stack  ALIGN(0x10) (NOLOAD):
        .stack  ALIGN(0x10) (NOLOAD):
        {
        {
        *(.stack)
        *(.stack)
        _ram_end = .;
        _ram_end = .;
        } > ram
        } > ram
}
}
ENTRY (_reset_vector)
ENTRY (_reset_vector)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.