OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [testsuite/] [test-code-or1k/] [testfloat/] [systfloat.S] - Diff between revs 346 and 509

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 346 Rev 509
/* =============================================================================
/* =============================================================================
This GNU assembler source file is part of TestFloat, Release 2a, a package
This GNU assembler source file is part of TestFloat, Release 2a, a package
of programs for testing the correctness of floating-point arithmetic
of programs for testing the correctness of floating-point arithmetic
complying to the IEC/IEEE Standard for Floating-Point.
complying to the IEC/IEEE Standard for Floating-Point.
Written by John R. Hauser.  More information is available through the Web
Written by John R. Hauser.  More information is available through the Web
page `http://HTTP.CS.Berkeley.EDU/~jhauser/arithmetic/TestFloat.html'.
page `http://HTTP.CS.Berkeley.EDU/~jhauser/arithmetic/TestFloat.html'.
THIS SOFTWARE IS DISTRIBUTED AS IS, FOR FREE.  Although reasonable effort
THIS SOFTWARE IS DISTRIBUTED AS IS, FOR FREE.  Although reasonable effort
has been made to avoid it, THIS SOFTWARE MAY CONTAIN FAULTS THAT WILL AT
has been made to avoid it, THIS SOFTWARE MAY CONTAIN FAULTS THAT WILL AT
TIMES RESULT IN INCORRECT BEHAVIOR.  USE OF THIS SOFTWARE IS RESTRICTED TO
TIMES RESULT IN INCORRECT BEHAVIOR.  USE OF THIS SOFTWARE IS RESTRICTED TO
PERSONS AND ORGANIZATIONS WHO CAN AND WILL TAKE FULL RESPONSIBILITY FOR ANY
PERSONS AND ORGANIZATIONS WHO CAN AND WILL TAKE FULL RESPONSIBILITY FOR ANY
AND ALL LOSSES, COSTS, OR OTHER PROBLEMS ARISING FROM ITS USE.
AND ALL LOSSES, COSTS, OR OTHER PROBLEMS ARISING FROM ITS USE.
Derivative works are acceptable, even for commercial purposes, so long as
Derivative works are acceptable, even for commercial purposes, so long as
(1) they include prominent notice that the work is derivative, and (2) they
(1) they include prominent notice that the work is derivative, and (2) they
include prominent notice akin to these four paragraphs for those parts of
include prominent notice akin to these four paragraphs for those parts of
this code that are retained.
this code that are retained.
Modified for use with or1ksim's testsuite. Updated for GCC 4.5.1.
Modified for use with or1ksim's testsuite. Updated for GCC 4.5.1.
Contributor Julius Baxter 
Contributor Julius Baxter 
Contributor Jeremy Bennett 
Contributor Jeremy Bennett 
============================================================================= */
============================================================================= */
        .text
        .text
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_int32_to_float32
        .global syst_int32_to_float32
syst_int32_to_float32:
syst_int32_to_float32:
        lf.itof.s r11, r3
        lf.itof.s r11, r3
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_to_int32_round_to_zero
        .global syst_float32_to_int32_round_to_zero
syst_float32_to_int32_round_to_zero:
syst_float32_to_int32_round_to_zero:
        lf.ftoi.s r11, r3
        lf.ftoi.s r11, r3
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_to_int32
        .global syst_float32_to_int32
syst_float32_to_int32:
syst_float32_to_int32:
        lf.ftoi.s r11, r3
        lf.ftoi.s r11, r3
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_round_to_int
        .global syst_float32_round_to_int
syst_float32_round_to_int:
syst_float32_round_to_int:
        lf.ftoi.s r11, r3
        lf.ftoi.s r11, r3
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_add
        .global syst_float32_add
syst_float32_add:
syst_float32_add:
        lf.add.s r11, r3, r4
        lf.add.s r11, r3, r4
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_sub
        .global syst_float32_sub
syst_float32_sub:
syst_float32_sub:
        lf.sub.s r11, r3, r4
        lf.sub.s r11, r3, r4
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_mul
        .global syst_float32_mul
syst_float32_mul:
syst_float32_mul:
        lf.mul.s r11, r3, r4
        lf.mul.s r11, r3, r4
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_div
        .global syst_float32_div
syst_float32_div:
syst_float32_div:
        lf.div.s r11, r3, r4
        lf.div.s r11, r3, r4
        l.jr    r9
        l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_eq
        .global syst_float32_eq
syst_float32_eq:
syst_float32_eq:
        lf.sfeq.s r3, r4
        lf.sfeq.s r3, r4
        l.bnf   1f
        l.bnf   1f
        l.addi  r11, r0, 0
        l.addi  r11, r0, 0
        l.addi  r11, r0, 1
        l.addi  r11, r0, 1
1:      l.jr    r9
1:      l.jr    r9
        l.nop
        l.nop
/*
/*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_le
        .global syst_float32_le
syst_float32_le:
syst_float32_le:
        lf.sfle.s r3, r4
        lf.sfle.s r3, r4
        l.bnf   1f
        l.bnf   1f
        l.addi  r11, r0, 0
        l.addi  r11, r0, 0
        l.addi  r11, r0, 1
        l.addi  r11, r0, 1
1:      l.jr    r9
1:      l.jr    r9
        l.nop
        l.nop
        /*
        /*
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
*/
*/
        .align  4
        .align  4
        .global syst_float32_lt
        .global syst_float32_lt
syst_float32_lt:
syst_float32_lt:
        lf.sflt.s r3, r4
        lf.sflt.s r3, r4
        l.bnf   1f
        l.bnf   1f
        l.addi  r11, r0, 0
        l.addi  r11, r0, 0
        l.addi  r11, r0, 1
        l.addi  r11, r0, 1
1:      l.jr    r9
1:      l.jr    r9
        l.nop
        l.nop
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.