OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [include/] [mc-init-1.h] - Diff between revs 2 and 175

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 2 Rev 175
#ifndef _MC_INIT_1_H_
#ifndef _MC_INIT_1_H_
#define _MC_INIT_1_H_
#define _MC_INIT_1_H_
 
 
#if IN_CLK==25000000
#if IN_CLK==25000000
#  define MC_CSR_VAL            0x0B000300
#  define MC_CSR_VAL            0x0B000300
#  define MC_MASK_VAL           0x000003f0
#  define MC_MASK_VAL           0x000003f0
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_TMS_VAL         0x00000103
#  define FLASH_TMS_VAL         0x00000103
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_TMS_VAL         0x19220057
#  define SDRAM_TMS_VAL         0x19220057
#elif IN_CLK==50000000 /* marvin on bender2 board - 50mhz */
#elif IN_CLK==50000000 /* marvin on bender2 board - 50mhz */
#  define MC_CSR_VAL            0x0B000300
#  define MC_CSR_VAL            0x0B000300
#  define MC_MASK_VAL           0x000003f0
#  define MC_MASK_VAL           0x000003f0
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_TMS_VAL         0x00000810
#  define FLASH_TMS_VAL         0x00000810
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_TMS_VAL         0x2a570700
#  define SDRAM_TMS_VAL         0x2a570700
#elif IN_CLK==100000000
#elif IN_CLK==100000000
#  define MC_CSR_VAL            0x0B000300
#  define MC_CSR_VAL            0x0B000300
#  define MC_MASK_VAL           0x000003f0
#  define MC_MASK_VAL           0x000003f0
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_TMS_VAL         0x00000810
#  define FLASH_TMS_VAL         0x00000810
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_TMS_VAL         0x2a570700
#  define SDRAM_TMS_VAL         0x2a570700
#elif IN_CLK==120000000 /* marvin on 120mhz */
#elif IN_CLK==120000000 /* marvin on 120mhz */
#  define MC_CSR_VAL            0x0B000300
#  define MC_CSR_VAL            0x0B000300
#  define MC_MASK_VAL           0x000003f0
#  define MC_MASK_VAL           0x000003f0
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_BASE_ADDR       0xf0000000
#  define FLASH_TMS_VAL         0x00000810
#  define FLASH_TMS_VAL         0x00000810
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_BASE_ADDR       0x00000000
#  define SDRAM_TMS_VAL         0x2a570700
#  define SDRAM_TMS_VAL         0x2a570700
#else
#else
#  error  No MC initialize values for this frequency
#  error  No MC initialize values for this frequency
#endif
#endif
 
 
#endif /* _MC_INIT_1_H_ */ 
#endif /* _MC_INIT_1_H_ */ 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.