OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [ram.ld] - Diff between revs 246 and 353

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 246 Rev 353
/* Seen 3 bad pages, 180-182 (0xb400-0xb6ff), so put text after these pages */
/* Seen 3 bad pages, 180-182 (0xb400-0xb6ff), so put text after these pages */
MEMORY
MEMORY
        {
        {
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
        ram     : ORIGIN = 0x00002000, LENGTH = 0x02000000 - 0x00002000
        ram     : ORIGIN = 0x00002000, LENGTH = 0x02000000 - 0x00002000
        /* Uncomment the following to work around bad pages in a flash mem */
        /* Uncomment the following to work around bad pages in a flash mem */
        /*
        /*
        ram     : ORIGIN = 0x00001200, LENGTH = 0xB400 - 0x1200
        ram     : ORIGIN = 0x00001200, LENGTH = 0xB400 - 0x1200
        ram2     : ORIGIN = 0xb700, LENGTH = 0x02000000 - 0xb700
        ram2     : ORIGIN = 0xb700, LENGTH = 0x02000000 - 0xb700
        */
        */
        /*flash   : ORIGIN = 0xf0000000, LENGTH = 0x04000000*/
        /*flash   : ORIGIN = 0xf0000000, LENGTH = 0x04000000*/
        }
        }
SECTIONS
SECTIONS
{
{
        .vectors :
        .vectors :
        {
        {
        *(.crc)
        *(.crc)
        *(.vectors)
        *(.vectors)
        } > vectors
        } > vectors
        .text :
        .text :
        {
        {
        _text_begin = .;
        _text_begin = .;
        *(.text)
        *(.text)
        _text_end = .;
        _text_end = .;
        } > ram
        } > ram
        .data :
        .data :
/*      AT ( ADDR (.text) + SIZEOF(.text) + SIZEOF(.mytext))*/
/*      AT ( ADDR (.text) + SIZEOF(.text) + SIZEOF(.mytext))*/
        {
        {
        *(.data)
        *(.data)
        } > ram
        } > ram
        .rodata :
        .rodata :
        {
        {
        *(.rodata)
        *(.rodata)
        *(.rodata.*)
        *(.rodata.*)
        } > ram
        } > ram
        .bss :
        .bss :
        {
        {
        *(.bss)
        *(.bss)
        } > ram
        } > ram
        .stack :
        .stack :
        {
        {
        *(.stack)
        *(.stack)
        src_addr = .;
        _src_addr = .;
        } > ram
        } > ram
/*
/*
        .monitor :
        .monitor :
        {
        {
        *(.monitor)
        *(.monitor)
        } > ram
        } > ram
*/
*/
/*
/*
        . += 0x100000;
        . += 0x100000;
// This section was in cmds/load.c, but we don't need it -jb
// This section was in cmds/load.c, but we don't need it -jb
        .config :
        .config :
        {
        {
        _cfg_start = .;
        _cfg_start = .;
        *(.config)
        *(.config)
        _cfg_end = .;
        _cfg_end = .;
        } > ram
        } > ram
*/
*/
/*
/*
        . = 0xf0000100;
        . = 0xf0000100;
        .monitor ALIGN(0x40000) :
        .monitor ALIGN(0x40000) :
        {
        {
        *(.monitor)
        *(.monitor)
        } > flash
        } > flash
        . += 0x100000;
        . += 0x100000;
        .config ALIGN(0x40000) :
        .config ALIGN(0x40000) :
        {
        {
        _cfg_start = .;
        _cfg_start = .;
        *(.config)
        *(.config)
        _cfg_end = .;
        _cfg_end = .;
        } > flash
        } > flash
*/
*/
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.