OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [cpu/] [ChangeLog] - Diff between revs 156 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 156 Rev 816
2008-01-29  Alan Modra  
2008-01-29  Alan Modra  
        * mt.opc (parse_imm16): Apply 2007-09-26 opcodes/mt-asm.c change
        * mt.opc (parse_imm16): Apply 2007-09-26 opcodes/mt-asm.c change
        to source.
        to source.
2007-10-22  Hans-Peter Nilsson  
2007-10-22  Hans-Peter Nilsson  
        * cris.cpu (movs, movu): Use result of extension operation when
        * cris.cpu (movs, movu): Use result of extension operation when
        updating flags.
        updating flags.
2007-07-04  Nick Clifton  
2007-07-04  Nick Clifton  
        * cris.cpu: Update copyright notice to refer to GPLv3.
        * cris.cpu: Update copyright notice to refer to GPLv3.
        * frv.cpu, frv.opc, iq10.cpu, iq2000m.cpu, iq2000.opc, m32c.cpu,
        * frv.cpu, frv.opc, iq10.cpu, iq2000m.cpu, iq2000.opc, m32c.cpu,
        m32c.opc, m32r.cpu, m32r.opc, mt.cpu, mt.opc, sh64-compact.cpu,
        m32c.opc, m32r.cpu, m32r.opc, mt.cpu, mt.opc, sh64-compact.cpu,
        sh64-media.cpu, sh.cpu, sh.opc, simplify.inc, xc16x.cpu,
        sh64-media.cpu, sh.cpu, sh.opc, simplify.inc, xc16x.cpu,
        xc16x.opc: Likewise.
        xc16x.opc: Likewise.
        * iq2000.cpu: Fix copyright notice to refer to FSF.
        * iq2000.cpu: Fix copyright notice to refer to FSF.
2007-04-30  Mark Salter  
2007-04-30  Mark Salter  
        * frv.cpu (spr-names): Support new coprocessor SPR registers.
        * frv.cpu (spr-names): Support new coprocessor SPR registers.
2007-04-20  Nick Clifton  
2007-04-20  Nick Clifton  
        * xc16x.cpu: Restore after accidentally overwriting this file with
        * xc16x.cpu: Restore after accidentally overwriting this file with
        xc16x.opc.
        xc16x.opc.
2007-03-29  DJ Delorie  
2007-03-29  DJ Delorie  
        * m32c.cpu (Imm-8-s4n): Fix print hook.
        * m32c.cpu (Imm-8-s4n): Fix print hook.
        (Lab-24-8, Lab-32-8, Lab-40-8): Fix.
        (Lab-24-8, Lab-32-8, Lab-40-8): Fix.
        (arith-jnz-imm4-dst-defn): Make relaxable.
        (arith-jnz-imm4-dst-defn): Make relaxable.
        (arith-jnz16-imm4-dst-defn): Fix encodings.
        (arith-jnz16-imm4-dst-defn): Fix encodings.
2007-03-20  DJ Delorie  
2007-03-20  DJ Delorie  
        * m32c.cpu (f-dsp-40-u20, f-dsp-48-u20, Dsp-40-u20, Dsp-40-u20,
        * m32c.cpu (f-dsp-40-u20, f-dsp-48-u20, Dsp-40-u20, Dsp-40-u20,
        mem20): New.
        mem20): New.
        (src16-16-20-An-relative-*): New.
        (src16-16-20-An-relative-*): New.
        (dst16-*-20-An-relative-*): New.
        (dst16-*-20-An-relative-*): New.
        (dst16-16-16sa-*): New
        (dst16-16-16sa-*): New
        (dst16-16-16ar-*): New
        (dst16-16-16ar-*): New
        (dst32-16-16sa-Unprefixed-*): New
        (dst32-16-16sa-Unprefixed-*): New
        (jsri): Fix operands.
        (jsri): Fix operands.
        (setzx): Fix encoding.
        (setzx): Fix encoding.
2007-03-08  Alan Modra  
2007-03-08  Alan Modra  
        * m32r.opc: Formatting.
        * m32r.opc: Formatting.
2006-05-22  Nick Clifton  
2006-05-22  Nick Clifton  
        * iq2000.cpu: Fix include paths for iq2000m.cpu and iq10.cpu.
        * iq2000.cpu: Fix include paths for iq2000m.cpu and iq10.cpu.
2006-04-10  DJ Delorie  
2006-04-10  DJ Delorie  
        * m32c.opc (parse_unsigned_bitbase): Take a new parameter which
        * m32c.opc (parse_unsigned_bitbase): Take a new parameter which
        decides if this function accepts symbolic constants or not.
        decides if this function accepts symbolic constants or not.
        (parse_signed_bitbase): Likewise.
        (parse_signed_bitbase): Likewise.
        (parse_unsigned_bitbase8): Pass the new parameter.
        (parse_unsigned_bitbase8): Pass the new parameter.
        (parse_unsigned_bitbase11): Likewise.
        (parse_unsigned_bitbase11): Likewise.
        (parse_unsigned_bitbase16): Likewise.
        (parse_unsigned_bitbase16): Likewise.
        (parse_unsigned_bitbase19): Likewise.
        (parse_unsigned_bitbase19): Likewise.
        (parse_unsigned_bitbase27): Likewise.
        (parse_unsigned_bitbase27): Likewise.
        (parse_signed_bitbase8): Likewise.
        (parse_signed_bitbase8): Likewise.
        (parse_signed_bitbase11): Likewise.
        (parse_signed_bitbase11): Likewise.
        (parse_signed_bitbase19): Likewise.
        (parse_signed_bitbase19): Likewise.
2006-03-13  DJ Delorie  
2006-03-13  DJ Delorie  
        * m32c.cpu (Bit3-S): New.
        * m32c.cpu (Bit3-S): New.
        (btst:s): New.
        (btst:s): New.
        * m32c.opc (parse_bit3_S): New.
        * m32c.opc (parse_bit3_S): New.
        * m32c.cpu (decimal-subtraction16-insn): Add second operand.
        * m32c.cpu (decimal-subtraction16-insn): Add second operand.
        (btst): Add optional :G suffix for MACH32.
        (btst): Add optional :G suffix for MACH32.
        (or.b:S): New.
        (or.b:S): New.
        (pop.w:G): Add optional :G suffix for MACH16.
        (pop.w:G): Add optional :G suffix for MACH16.
        (push.b.imm): Fix syntax.
        (push.b.imm): Fix syntax.
2006-03-10  DJ Delorie  
2006-03-10  DJ Delorie  
        * m32c.cpu (mul.l): New.
        * m32c.cpu (mul.l): New.
        (mulu.l): New.
        (mulu.l): New.
2006-03-03 Shrirang Khisti 
2006-03-03 Shrirang Khisti 
        * xc16x.opc (parse_hash): Return NULL if the input was parsed or
        * xc16x.opc (parse_hash): Return NULL if the input was parsed or
        an error message otherwise.
        an error message otherwise.
        (parse_dot, parse_pof, parse_pag, parse_sof, parse_seg): Likewise.
        (parse_dot, parse_pof, parse_pag, parse_sof, parse_seg): Likewise.
        Fix up comments to correctly describe the functions.
        Fix up comments to correctly describe the functions.
2006-02-24  DJ Delorie  
2006-02-24  DJ Delorie  
        * m32c.cpu (RL_TYPE): New attribute, with macros.
        * m32c.cpu (RL_TYPE): New attribute, with macros.
        (Lab-8-24): Add RELAX.
        (Lab-8-24): Add RELAX.
        (unary-insn-defn-g, binary-arith-imm-dst-defn,
        (unary-insn-defn-g, binary-arith-imm-dst-defn,
        binary-arith-imm4-dst-defn): Add 1ADDR attribute.
        binary-arith-imm4-dst-defn): Add 1ADDR attribute.
        (binary-arith-src-dst-defn): Add 2ADDR attribute.
        (binary-arith-src-dst-defn): Add 2ADDR attribute.
        (jcnd16-5, jcnd16, jcnd32, jmp16.s, jmp16.b, jmp16.w, jmp16.a,
        (jcnd16-5, jcnd16, jcnd32, jmp16.s, jmp16.b, jmp16.w, jmp16.a,
        jmp32.s, jmp32.b, jmp32.w, jmp32.a, jsr16.w, jsr16.a): Add JUMP
        jmp32.s, jmp32.b, jmp32.w, jmp32.a, jsr16.w, jsr16.a): Add JUMP
        attribute.
        attribute.
        (jsri16, jsri32): Add 1ADDR attribute.
        (jsri16, jsri32): Add 1ADDR attribute.
        (jsr32.w, jsr32.a): Add JUMP attribute.
        (jsr32.w, jsr32.a): Add JUMP attribute.
2006-02-17  Shrirang Khisti  
2006-02-17  Shrirang Khisti  
            Anil Paranjape   
            Anil Paranjape   
            Shilin Shakti    
            Shilin Shakti    
        * xc16x.cpu: New file containing complete CGEN specific XC16X CPU
        * xc16x.cpu: New file containing complete CGEN specific XC16X CPU
        description.
        description.
        * xc16x.opc: New file containing supporting XC16C routines.
        * xc16x.opc: New file containing supporting XC16C routines.
2006-02-10  Nick Clifton  
2006-02-10  Nick Clifton  
        * iq2000.opc (parse_hi16): Truncate shifted values to 16 bits.
        * iq2000.opc (parse_hi16): Truncate shifted values to 16 bits.
2006-01-06  DJ Delorie  
2006-01-06  DJ Delorie  
        * m32c.cpu (mov.w:q): Fix mode.
        * m32c.cpu (mov.w:q): Fix mode.
        (push32.b.imm): Likewise, for the comment.
        (push32.b.imm): Likewise, for the comment.
2005-12-16  Nathan Sidwell  
2005-12-16  Nathan Sidwell  
        Second part of ms1 to mt renaming.
        Second part of ms1 to mt renaming.
        * mt.cpu (define-arch, define-isa): Set name to mt.
        * mt.cpu (define-arch, define-isa): Set name to mt.
        (define-mach): Adjust.
        (define-mach): Adjust.
        * mt.opc (CGEN_ASM_HASH): Update.
        * mt.opc (CGEN_ASM_HASH): Update.
        (mt_asm_hash, mt_cgen_insn_supported): Renamed.
        (mt_asm_hash, mt_cgen_insn_supported): Renamed.
        (parse_loopsize, parse_imm16): Adjust.
        (parse_loopsize, parse_imm16): Adjust.
2005-12-13  DJ Delorie  
2005-12-13  DJ Delorie  
        * m32c.cpu (jsri): Fix order so register names aren't treated as
        * m32c.cpu (jsri): Fix order so register names aren't treated as
        symbols.
        symbols.
        (indexb, indexbd, indexbs, indexl, indexld, indexls, indexw,
        (indexb, indexbd, indexbs, indexl, indexld, indexls, indexw,
        indexwd, indexws): Fix encodings.
        indexwd, indexws): Fix encodings.
2005-12-12  Nathan Sidwell  
2005-12-12  Nathan Sidwell  
        * mt.cpu: Rename from ms1.cpu.
        * mt.cpu: Rename from ms1.cpu.
        * mt.opc: Rename from ms1.opc.
        * mt.opc: Rename from ms1.opc.
2005-12-06  Hans-Peter Nilsson  
2005-12-06  Hans-Peter Nilsson  
        * cris.cpu (simplecris-common-writable-specregs)
        * cris.cpu (simplecris-common-writable-specregs)
        (simplecris-common-readable-specregs): Split from
        (simplecris-common-readable-specregs): Split from
        simplecris-common-specregs.  All users changed.
        simplecris-common-specregs.  All users changed.
        (cris-implemented-writable-specregs-v0)
        (cris-implemented-writable-specregs-v0)
        (cris-implemented-readable-specregs-v0): Similar from
        (cris-implemented-readable-specregs-v0): Similar from
        cris-implemented-specregs-v0.
        cris-implemented-specregs-v0.
        (cris-implemented-writable-specregs-v3)
        (cris-implemented-writable-specregs-v3)
        (cris-implemented-readable-specregs-v3)
        (cris-implemented-readable-specregs-v3)
        (cris-implemented-writable-specregs-v8)
        (cris-implemented-writable-specregs-v8)
        (cris-implemented-readable-specregs-v8)
        (cris-implemented-readable-specregs-v8)
        (cris-implemented-writable-specregs-v10)
        (cris-implemented-writable-specregs-v10)
        (cris-implemented-readable-specregs-v10)
        (cris-implemented-readable-specregs-v10)
        (cris-implemented-writable-specregs-v32)
        (cris-implemented-writable-specregs-v32)
        (cris-implemented-readable-specregs-v32): Similar.
        (cris-implemented-readable-specregs-v32): Similar.
        (bdap-32-pc, move-m-pcplus-p0, move-m-spplus-p8): New
        (bdap-32-pc, move-m-pcplus-p0, move-m-spplus-p8): New
        insns and specializations.
        insns and specializations.
2005-11-08  Nathan Sidwell  
2005-11-08  Nathan Sidwell  
        Add ms2
        Add ms2
        * ms1.cpu (ms2, ms2bf): New architecture variant, cpu, machine and
        * ms1.cpu (ms2, ms2bf): New architecture variant, cpu, machine and
        model.
        model.
        (f-uu8, f-uu1, f-imm16l, f-loopo, f-cb1sel, f-cb2sel, f-cb1incr,
        (f-uu8, f-uu1, f-imm16l, f-loopo, f-cb1sel, f-cb2sel, f-cb1incr,
        f-cb2incr, f-rc3): New fields.
        f-cb2incr, f-rc3): New fields.
        (LOOP): New instruction.
        (LOOP): New instruction.
        (JAL-HAZARD): New hazard.
        (JAL-HAZARD): New hazard.
        (imm16o, loopsize, imm16l, rc3, cb1sel, cb2sel, cb1incr, cb2incr):
        (imm16o, loopsize, imm16l, rc3, cb1sel, cb2sel, cb1incr, cb2incr):
        New operands.
        New operands.
        (mul, muli, dbnz, iflush): Enable for ms2
        (mul, muli, dbnz, iflush): Enable for ms2
        (jal, reti): Has JAL-HAZARD.
        (jal, reti): Has JAL-HAZARD.
        (ldctxt, ldfb, stfb): Only ms1.
        (ldctxt, ldfb, stfb): Only ms1.
        (fbcb): Only ms1,ms1-003.
        (fbcb): Only ms1,ms1-003.
        (wfbinc, mefbinc, wfbincr, mwfbincr, fbcbincs, mfbcbincs,
        (wfbinc, mefbinc, wfbincr, mwfbincr, fbcbincs, mfbcbincs,
        fbcbincrs, mfbcbincrs): Enable for ms2.
        fbcbincrs, mfbcbincrs): Enable for ms2.
        (loop, loopu, dfbc, dwfb, fbwfb, dfbr): New ms2 insns.
        (loop, loopu, dfbc, dwfb, fbwfb, dfbr): New ms2 insns.
        * ms1.opc (parse_loopsize): New.
        * ms1.opc (parse_loopsize): New.
        (parse_imm16): hi16/lo16 relocs are applicable to IMM16L.
        (parse_imm16): hi16/lo16 relocs are applicable to IMM16L.
        (print_pcrel): New.
        (print_pcrel): New.
2005-10-28  Dave Brolley  
2005-10-28  Dave Brolley  
        Contribute the following change:
        Contribute the following change:
        2003-09-24  Dave Brolley  
        2003-09-24  Dave Brolley  
        * frv.opc: Use CGEN_ATTR_VALUE_ENUM_TYPE in place of
        * frv.opc: Use CGEN_ATTR_VALUE_ENUM_TYPE in place of
        CGEN_ATTR_VALUE_TYPE.
        CGEN_ATTR_VALUE_TYPE.
        * m32c.opc (m32c_cgen_insn_supported): Use CGEN_INSN_BITSET_ATTR_VALUE.
        * m32c.opc (m32c_cgen_insn_supported): Use CGEN_INSN_BITSET_ATTR_VALUE.
        Use cgen_bitset_intersect_p.
        Use cgen_bitset_intersect_p.
2005-10-27  DJ Delorie  
2005-10-27  DJ Delorie  
        * m32c.cpu (Imm-8-s4n, Imm-12-s4n): New.
        * m32c.cpu (Imm-8-s4n, Imm-12-s4n): New.
        (arith-jnz16-imm4-dst-defn, arith-jnz32-imm4-dst-defn,
        (arith-jnz16-imm4-dst-defn, arith-jnz32-imm4-dst-defn,
        arith-jnz-imm4-dst-mach, arith-jnz-imm4-dst): Keep track of which
        arith-jnz-imm4-dst-mach, arith-jnz-imm4-dst): Keep track of which
        imm operand is needed.
        imm operand is needed.
        (adjnz, sbjnz): Pass the right operands.
        (adjnz, sbjnz): Pass the right operands.
        (unary-insn-defn, unary16-defn, unary32-defn, unary-insn-mach,
        (unary-insn-defn, unary16-defn, unary32-defn, unary-insn-mach,
        unary-insn): Add -g variants for opcodes that need to support :G.
        unary-insn): Add -g variants for opcodes that need to support :G.
        (not.BW:G, push.BW:G): Call it.
        (not.BW:G, push.BW:G): Call it.
        (stzx16-imm8-imm8-dsp8sb, stzx16-imm8-imm8-dsp8fb,
        (stzx16-imm8-imm8-dsp8sb, stzx16-imm8-imm8-dsp8fb,
        stzx16-imm8-imm8-abs16): Fix operand typos.
        stzx16-imm8-imm8-abs16): Fix operand typos.
        * m32c.opc (m32c_asm_hash): Support bnCND.
        * m32c.opc (m32c_asm_hash): Support bnCND.
        (parse_signed4n, print_signed4n): New.
        (parse_signed4n, print_signed4n): New.
2005-10-26  DJ Delorie  
2005-10-26  DJ Delorie  
        * m32c.cpu (f-dsp-8-s24, Dsp-8-s24): New.
        * m32c.cpu (f-dsp-8-s24, Dsp-8-s24): New.
        (mov-dspsp-dst-defn, mov-src-dspsp-defn, mov16-dspsp-dst-defn,
        (mov-dspsp-dst-defn, mov-src-dspsp-defn, mov16-dspsp-dst-defn,
        mov16-src-dspsp-defn, mov32-dspsp-dst-defn, mov32-src-dspsp-defn):
        mov16-src-dspsp-defn, mov32-dspsp-dst-defn, mov32-src-dspsp-defn):
        dsp8[sp] is signed.
        dsp8[sp] is signed.
        (mov.WL:S #imm,A0/A1): dsp24 is signed (i.e. -0x800000..0xffffff).
        (mov.WL:S #imm,A0/A1): dsp24 is signed (i.e. -0x800000..0xffffff).
        (mov.BW:S r0,r1): Fix typo r1l->r1.
        (mov.BW:S r0,r1): Fix typo r1l->r1.
        (tst): Allow :G suffix.
        (tst): Allow :G suffix.
        * m32c.opc (parse_signed24): New, for -0x800000..0xffffff.
        * m32c.opc (parse_signed24): New, for -0x800000..0xffffff.
2005-10-26  Kazuhiro Inaoka 
2005-10-26  Kazuhiro Inaoka 
        * m32r.opc (parse_hi16): Do not assume a 32-bit host word size.
        * m32r.opc (parse_hi16): Do not assume a 32-bit host word size.
2005-10-25  DJ Delorie  
2005-10-25  DJ Delorie  
        * m32c.cpu (add16-bQ-sp,add16-wQ-sp): Fix to allow either width by
        * m32c.cpu (add16-bQ-sp,add16-wQ-sp): Fix to allow either width by
        making one a macro of the other.
        making one a macro of the other.
2005-10-21  DJ Delorie  
2005-10-21  DJ Delorie  
        * m32c.cpu (lde, ste): Add dsp[a0] and [a1a] addressing.
        * m32c.cpu (lde, ste): Add dsp[a0] and [a1a] addressing.
        (indexb, indexbd, indexbs, indexw, indexwd, indexws, indexl,
        (indexb, indexbd, indexbs, indexw, indexwd, indexws, indexl,
        indexld, indexls): .w variants have `1' bit.
        indexld, indexls): .w variants have `1' bit.
        (rot32.b): QI, not SI.
        (rot32.b): QI, not SI.
        (rot32.w): HI, not SI.
        (rot32.w): HI, not SI.
        (xchg16): HI for .w variant.
        (xchg16): HI for .w variant.
2005-10-19  Nick Clifton  
2005-10-19  Nick Clifton  
        * m32r.opc (parse_slo16): Fix bad application of previous patch.
        * m32r.opc (parse_slo16): Fix bad application of previous patch.
2005-10-18  Andreas Schwab  
2005-10-18  Andreas Schwab  
        * m32r.opc (parse_slo16): Better version of previous patch.
        * m32r.opc (parse_slo16): Better version of previous patch.
2005-10-14  Kazuhiro Inaoka 
2005-10-14  Kazuhiro Inaoka 
        * cpu/m32r.opc (parse_slo16): Do not assume a 32-bit host word
        * cpu/m32r.opc (parse_slo16): Do not assume a 32-bit host word
        size.
        size.
2005-07-25  DJ Delorie  
2005-07-25  DJ Delorie  
        * m32c.opc (parse_unsigned8): Add %dsp8().
        * m32c.opc (parse_unsigned8): Add %dsp8().
        (parse_signed8): Add %hi8().
        (parse_signed8): Add %hi8().
        (parse_unsigned16): Add %dsp16().
        (parse_unsigned16): Add %dsp16().
        (parse_signed16): Add %lo16() and %hi16().
        (parse_signed16): Add %lo16() and %hi16().
        (parse_lab_5_3): Make valuep a bfd_vma *.
        (parse_lab_5_3): Make valuep a bfd_vma *.
2005-07-18  Nick Clifton  
2005-07-18  Nick Clifton  
        * m32c.cpu (f-16-8, f-24-8, f-32-16, f-dsp-8-u24): New opcode
        * m32c.cpu (f-16-8, f-24-8, f-32-16, f-dsp-8-u24): New opcode
        components.
        components.
        (f-lab32-jmp-s): Fix insertion sequence.
        (f-lab32-jmp-s): Fix insertion sequence.
        (Dsp-8-u24, Lab-5-3, Lab32-jmp-s): New operands.
        (Dsp-8-u24, Lab-5-3, Lab32-jmp-s): New operands.
        (Dsp-40-s8): Make parameter be signed.
        (Dsp-40-s8): Make parameter be signed.
        (Dsp-40-s16): Likewise.
        (Dsp-40-s16): Likewise.
        (Dsp-48-s8): Likewise.
        (Dsp-48-s8): Likewise.
        (Dsp-48-s16): Likewise.
        (Dsp-48-s16): Likewise.
        (Imm-13-u3): Likewise. (Despite its name!)
        (Imm-13-u3): Likewise. (Despite its name!)
        (BitBase16-16-s8): Make the parameter be unsigned.
        (BitBase16-16-s8): Make the parameter be unsigned.
        (BitBase16-8-u11-S): Likewise.
        (BitBase16-8-u11-S): Likewise.
        (Lab-8-8, Lab-8-16, Lab-16-8, jcnd16-5, jcnd16, jcnd32, jmp16.s,
        (Lab-8-8, Lab-8-16, Lab-16-8, jcnd16-5, jcnd16, jcnd32, jmp16.s,
        jmp16.b, jmp16.w, jmp32.s, jmp32.b, jmp32.w, jsp16.w, jsr32.w): Allow
        jmp16.b, jmp16.w, jmp32.s, jmp32.b, jmp32.w, jsp16.w, jsr32.w): Allow
        relaxation.
        relaxation.
        * m32c.opc: Fix formatting.
        * m32c.opc: Fix formatting.
        Use safe-ctype.h instead of ctype.h
        Use safe-ctype.h instead of ctype.h
        Move duplicated code sequences into a macro.
        Move duplicated code sequences into a macro.
        Fix compile time warnings about signedness mismatches.
        Fix compile time warnings about signedness mismatches.
        Remove dead code.
        Remove dead code.
        (parse_lab_5_3): New parser function.
        (parse_lab_5_3): New parser function.
2005-07-16  Jim Blandy  
2005-07-16  Jim Blandy  
        * m32c.opc (m32c_cgen_insn_supported): Use int, not CGEN_BITSET,
        * m32c.opc (m32c_cgen_insn_supported): Use int, not CGEN_BITSET,
        to represent isa sets.
        to represent isa sets.
2005-07-15  Jim Blandy  
2005-07-15  Jim Blandy  
        * m32c.cpu, m32c.opc: Fix copyright.
        * m32c.cpu, m32c.opc: Fix copyright.
2005-07-14  Jim Blandy  
2005-07-14  Jim Blandy  
        * m32c.cpu, m32c.opc: Machine description for the Renesas M32C.
        * m32c.cpu, m32c.opc: Machine description for the Renesas M32C.
2005-07-14  Alan Modra  
2005-07-14  Alan Modra  
        * ms1.opc (print_dollarhex): Correct format string.
        * ms1.opc (print_dollarhex): Correct format string.
2005-07-06  Alan Modra  
2005-07-06  Alan Modra  
        * iq2000.cpu: Include from binutils cpu dir.
        * iq2000.cpu: Include from binutils cpu dir.
2005-07-05  Nick Clifton  
2005-07-05  Nick Clifton  
        * iq2000.opc (parse_lo16, parse_mlo16): Make value parameter
        * iq2000.opc (parse_lo16, parse_mlo16): Make value parameter
        unsigned in order to avoid compile time warnings about sign
        unsigned in order to avoid compile time warnings about sign
        conflicts.
        conflicts.
        * ms1.opc (parse_*): Likewise.
        * ms1.opc (parse_*): Likewise.
        (parse_imm16): Use a "void *" as it is passed both signed and
        (parse_imm16): Use a "void *" as it is passed both signed and
        unsigned arguments.
        unsigned arguments.
2005-07-01  Nick Clifton  
2005-07-01  Nick Clifton  
        * frv.opc: Update to ISO C90 function declaration style.
        * frv.opc: Update to ISO C90 function declaration style.
        * iq2000.opc: Likewise.
        * iq2000.opc: Likewise.
        * m32r.opc: Likewise.
        * m32r.opc: Likewise.
        * sh.opc: Likewise.
        * sh.opc: Likewise.
2005-06-15  Dave Brolley  
2005-06-15  Dave Brolley  
        Contributed by Red Hat.
        Contributed by Red Hat.
        * ms1.cpu: New file.  Written by Nick Clifton, Stan Cox.
        * ms1.cpu: New file.  Written by Nick Clifton, Stan Cox.
        * ms1.opc: New file.  Written by Stan Cox.
        * ms1.opc: New file.  Written by Stan Cox.
2005-05-10  Nick Clifton  
2005-05-10  Nick Clifton  
        * Update the address and phone number of the FSF organization in
        * Update the address and phone number of the FSF organization in
        the GPL notices in the following files:
        the GPL notices in the following files:
        cris.cpu, frv.cpu, frv.opc, iq10.cpu, iq2000.opc, iq2000m.cpu,
        cris.cpu, frv.cpu, frv.opc, iq10.cpu, iq2000.opc, iq2000m.cpu,
        m32r.cpu, m32r.opc, sh.cpu, sh.opc, sh64-compact.cpu,
        m32r.cpu, m32r.opc, sh.cpu, sh.opc, sh64-compact.cpu,
        sh64-media.cpu, simplify.inc
        sh64-media.cpu, simplify.inc
2005-02-24  Alan Modra  
2005-02-24  Alan Modra  
        * frv.opc (parse_A): Warning fix.
        * frv.opc (parse_A): Warning fix.
2005-02-23  Nick Clifton  
2005-02-23  Nick Clifton  
        * frv.opc: Fixed compile time warnings about differing signed'ness
        * frv.opc: Fixed compile time warnings about differing signed'ness
        of pointers passed to functions.
        of pointers passed to functions.
        * m32r.opc: Likewise.
        * m32r.opc: Likewise.
2005-02-11  Nick Clifton  
2005-02-11  Nick Clifton  
        * iq2000.opc (parse_jtargq10): Change type of valuep argument to
        * iq2000.opc (parse_jtargq10): Change type of valuep argument to
        'bfd_vma *' in order avoid compile time warning message.
        'bfd_vma *' in order avoid compile time warning message.
2005-01-28  Hans-Peter Nilsson  
2005-01-28  Hans-Peter Nilsson  
        * cris.cpu (mstep): Add missing insn.
        * cris.cpu (mstep): Add missing insn.
2005-01-25  Alexandre Oliva  
2005-01-25  Alexandre Oliva  
        2004-11-10  Alexandre Oliva  
        2004-11-10  Alexandre Oliva  
        * frv.cpu: Add support for TLS annotations in loads and calll.
        * frv.cpu: Add support for TLS annotations in loads and calll.
        * frv.opc (parse_symbolic_address): New.
        * frv.opc (parse_symbolic_address): New.
        (parse_ldd_annotation): New.
        (parse_ldd_annotation): New.
        (parse_call_annotation): New.
        (parse_call_annotation): New.
        (parse_ld_annotation): New.
        (parse_ld_annotation): New.
        (parse_ulo16, parse_uslo16): Use parse_symbolic_address.
        (parse_ulo16, parse_uslo16): Use parse_symbolic_address.
        Introduce TLS relocations.
        Introduce TLS relocations.
        (parse_d12, parse_s12, parse_u12): Likewise.
        (parse_d12, parse_s12, parse_u12): Likewise.
        (parse_uhi16): Likewise.  Fix constant checking on 64-bit host.
        (parse_uhi16): Likewise.  Fix constant checking on 64-bit host.
        (parse_call_label, print_at): New.
        (parse_call_label, print_at): New.
2004-12-21  Mikael Starvik  
2004-12-21  Mikael Starvik  
        * cris.cpu (cris-set-mem): Correct integral write semantics.
        * cris.cpu (cris-set-mem): Correct integral write semantics.
2004-11-29  Hans-Peter Nilsson  
2004-11-29  Hans-Peter Nilsson  
        * cris.cpu: New file.
        * cris.cpu: New file.
2004-11-15  Michael K. Lechner 
2004-11-15  Michael K. Lechner 
        * iq2000.cpu: Added quotes around macro arguments so that they
        * iq2000.cpu: Added quotes around macro arguments so that they
        will work with newer versions of guile.
        will work with newer versions of guile.
2004-10-27  Nick Clifton  
2004-10-27  Nick Clifton  
        * iq2000m.cpu (pkrlr1, pkrlr30, rbr1, rbr30, rxr1, rxr30, wbr1,
        * iq2000m.cpu (pkrlr1, pkrlr30, rbr1, rbr30, rxr1, rxr30, wbr1,
        wbr1u, wbr30, wbr30u, wxr1, wxr1u, wxr30, wxr30u): Add an index
        wbr1u, wbr30, wbr30u, wxr1, wxr1u, wxr30, wxr30u): Add an index
        operand.
        operand.
        * iq2000.cpu (dnop index): Rename to _index to avoid complications
        * iq2000.cpu (dnop index): Rename to _index to avoid complications
        with guile.
        with guile.
2004-08-27  Richard Sandiford  
2004-08-27  Richard Sandiford  
        * frv.cpu (cfmovs): Change UNIT attribute to FMALL.
        * frv.cpu (cfmovs): Change UNIT attribute to FMALL.
2004-05-15  Nick Clifton  
2004-05-15  Nick Clifton  
        * iq2000.opc (iq2000_cgen_insn_supported): Make 'insn' argument const.
        * iq2000.opc (iq2000_cgen_insn_supported): Make 'insn' argument const.
2004-03-30  Kazuhiro Inaoka  
2004-03-30  Kazuhiro Inaoka  
        * m32r.opc (parse_hi16): Fixed shigh(0xffff8000) bug.
        * m32r.opc (parse_hi16): Fixed shigh(0xffff8000) bug.
2004-03-01  Richard Sandiford  
2004-03-01  Richard Sandiford  
        * frv.cpu (define-arch frv): Add fr450 mach.
        * frv.cpu (define-arch frv): Add fr450 mach.
        (define-mach fr450): New.
        (define-mach fr450): New.
        (define-model fr450): New.  Add profile units to every fr450 insn.
        (define-model fr450): New.  Add profile units to every fr450 insn.
        (define-attr UNIT): Add MDCUTSSI.
        (define-attr UNIT): Add MDCUTSSI.
        (define-attr FR450-MAJOR): New enum.  Add to every fr450 insn.
        (define-attr FR450-MAJOR): New enum.  Add to every fr450 insn.
        (define-attr AUDIO): New boolean.
        (define-attr AUDIO): New boolean.
        (f-LRAE, f-LRAD, f-LRAS, f-TLBPRopx, f-TLBPRL)
        (f-LRAE, f-LRAD, f-LRAS, f-TLBPRopx, f-TLBPRL)
        (f-LRA-null, f-TLBPR-null): New fields.
        (f-LRA-null, f-TLBPR-null): New fields.
        (scr0, scr1, scr2, scr3, imavr1, damvr1, cxnr, ttbr)
        (scr0, scr1, scr2, scr3, imavr1, damvr1, cxnr, ttbr)
        (tplr, tppr, tpxr, timerh, timerl, timerd, btbr): New SPRs.
        (tplr, tppr, tpxr, timerh, timerl, timerd, btbr): New SPRs.
        (LRAE, LRAD, LRAS, TLBPRopx, TLBPRL): New operands.
        (LRAE, LRAD, LRAS, TLBPRopx, TLBPRL): New operands.
        (LRA-null, TLBPR-null): New macros.
        (LRA-null, TLBPR-null): New macros.
        (iacc-multiply-r-r, slass, scutss, int-arith-ss-r-r): Add AUDIO attr.
        (iacc-multiply-r-r, slass, scutss, int-arith-ss-r-r): Add AUDIO attr.
        (load-real-address): New macro.
        (load-real-address): New macro.
        (lrai, lrad, tlbpr): New instructions.
        (lrai, lrad, tlbpr): New instructions.
        (media-cut-acc, media-cut-acc-ss): Add fr450-major argument.
        (media-cut-acc, media-cut-acc-ss): Add fr450-major argument.
        (mcut, mcuti, mcutss, mcutssi): Adjust accordingly.
        (mcut, mcuti, mcutss, mcutssi): Adjust accordingly.
        (mdcutssi): Change UNIT attribute to MDCUTSSI.
        (mdcutssi): Change UNIT attribute to MDCUTSSI.
        (media-low-clear-semantics, media-scope-limit-semantics)
        (media-low-clear-semantics, media-scope-limit-semantics)
        (media-quad-limit, media-quad-shift): New macros.
        (media-quad-limit, media-quad-shift): New macros.
        (mqlclrhs, mqlmths, mqsllhi, mqsrahi): New instructions.
        (mqlclrhs, mqlmths, mqsllhi, mqsrahi): New instructions.
        * frv.opc (frv_is_branch_major, frv_is_float_major, frv_is_media_major)
        * frv.opc (frv_is_branch_major, frv_is_float_major, frv_is_media_major)
        (frv_is_branch_insn, frv_is_float_insn, frv_is_media_insn)
        (frv_is_branch_insn, frv_is_float_insn, frv_is_media_insn)
        (frv_vliw_reset, frv_vliw_add_insn): Handle bfd_mach_fr450.
        (frv_vliw_reset, frv_vliw_add_insn): Handle bfd_mach_fr450.
        (fr450_unit_mapping): New array.
        (fr450_unit_mapping): New array.
        (fr400_unit_mapping, fr500_unit_mapping, fr550_unit_mapping): Add entry
        (fr400_unit_mapping, fr500_unit_mapping, fr550_unit_mapping): Add entry
        for new MDCUTSSI unit.
        for new MDCUTSSI unit.
        (fr450_check_insn_major_constraints): New function.
        (fr450_check_insn_major_constraints): New function.
        (check_insn_major_constraints): Use it.
        (check_insn_major_constraints): Use it.
2004-03-01  Richard Sandiford  
2004-03-01  Richard Sandiford  
        * frv.cpu (nsdiv, nudiv, nsdivi, nudivi): Remove fr400 profiling unit.
        * frv.cpu (nsdiv, nudiv, nsdivi, nudivi): Remove fr400 profiling unit.
        (scutss): Change unit to I0.
        (scutss): Change unit to I0.
        (calll, callil, ccalll): Add missing FR550-MAJOR and profile unit.
        (calll, callil, ccalll): Add missing FR550-MAJOR and profile unit.
        (mqsaths): Fix FR400-MAJOR categorization.
        (mqsaths): Fix FR400-MAJOR categorization.
        (media-quad-multiply-cross-acc, media-quad-cross-multiply-cross-acc)
        (media-quad-multiply-cross-acc, media-quad-cross-multiply-cross-acc)
        (media-quad-cross-multiply-acc): Change unit from MDUALACC to FMALL.
        (media-quad-cross-multiply-acc): Change unit from MDUALACC to FMALL.
        * frv.opc (fr400_check_insn_major_constraints): Check for (M-2,M-1)
        * frv.opc (fr400_check_insn_major_constraints): Check for (M-2,M-1)
        combinations.
        combinations.
2004-03-01  Richard Sandiford  
2004-03-01  Richard Sandiford  
        * frv.cpu (r-store, r-store-dual, r-store-quad): Delete.
        * frv.cpu (r-store, r-store-dual, r-store-quad): Delete.
        (rstb, rsth, rst, rstd, rstq): Delete.
        (rstb, rsth, rst, rstd, rstq): Delete.
        (rstbf, rsthf, rstf, rstdf, rstqf): Delete.
        (rstbf, rsthf, rstf, rstdf, rstqf): Delete.
2004-02-23  Nick Clifton  
2004-02-23  Nick Clifton  
        * Apply these patches from Renesas:
        * Apply these patches from Renesas:
        2004-02-10  Kazuhiro Inaoka  
        2004-02-10  Kazuhiro Inaoka  
        * cpu/m32r.opc (my_print_insn): Fixed incorrect output when
        * cpu/m32r.opc (my_print_insn): Fixed incorrect output when
        disassembling codes for 0x*2 addresses.
        disassembling codes for 0x*2 addresses.
        2003-12-15  Kazuhiro Inaoka  
        2003-12-15  Kazuhiro Inaoka  
        * cpu/m32r.cpu: Add PIPE_O attribute to "pop" instruction.
        * cpu/m32r.cpu: Add PIPE_O attribute to "pop" instruction.
        2003-12-03  Kazuhiro Inaoka  
        2003-12-03  Kazuhiro Inaoka  
        * cpu/m32r.cpu : Add new model m32r2.
        * cpu/m32r.cpu : Add new model m32r2.
        Add new instructions.
        Add new instructions.
        Replace occurrances of 'Mitsubishi' with 'Renesas'.
        Replace occurrances of 'Mitsubishi' with 'Renesas'.
        Changed PIPE attr of push from O to OS.
        Changed PIPE attr of push from O to OS.
        Care for Little-endian of M32R.
        Care for Little-endian of M32R.
        * cpu/m32r.opc (CGEN_DIS_HASH, my_print_insn):
        * cpu/m32r.opc (CGEN_DIS_HASH, my_print_insn):
        Care for Little-endian of M32R.
        Care for Little-endian of M32R.
        (parse_slo16): signed extension for value.
        (parse_slo16): signed extension for value.
2004-02-20  Andrew Cagney  
2004-02-20  Andrew Cagney  
        * m32r.opc, m32r.cpu: New files.  Written by , Doug Evans, Nick
        * m32r.opc, m32r.cpu: New files.  Written by , Doug Evans, Nick
        Clifton, Ben Elliston, Matthew Green, and Andrew Haley.
        Clifton, Ben Elliston, Matthew Green, and Andrew Haley.
        * sh.cpu, sh.opc, sh64-compact.cpu, sh64-media.cpu: New files, all
        * sh.cpu, sh.opc, sh64-compact.cpu, sh64-media.cpu: New files, all
        written by Ben Elliston.
        written by Ben Elliston.
2004-01-14  Richard Sandiford  
2004-01-14  Richard Sandiford  
        * frv.cpu (UNIT): Add IACC.
        * frv.cpu (UNIT): Add IACC.
        (iacc-multiply-r-r): Use it.
        (iacc-multiply-r-r): Use it.
        * frv.opc (fr400_unit_mapping): Add entry for IACC.
        * frv.opc (fr400_unit_mapping): Add entry for IACC.
        (fr500_unit_mapping, fr550_unit_mapping): Likewise.
        (fr500_unit_mapping, fr550_unit_mapping): Likewise.
2004-01-06  Alexandre Oliva  
2004-01-06  Alexandre Oliva  
        2003-12-19  Alexandre Oliva  
        2003-12-19  Alexandre Oliva  
        * frv.opc (parse_ulo16, parse_uhi16, parse_d12): Fix some
        * frv.opc (parse_ulo16, parse_uhi16, parse_d12): Fix some
        cut&paste errors in shifting/truncating numerical operands.
        cut&paste errors in shifting/truncating numerical operands.
        2003-08-08  Alexandre Oliva  
        2003-08-08  Alexandre Oliva  
        * frv.opc (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
        * frv.opc (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
        (parse_uslo16): Likewise.
        (parse_uslo16): Likewise.
        (parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
        (parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
        (parse_d12): Parse gotoff12 and gotofffuncdesc12.
        (parse_d12): Parse gotoff12 and gotofffuncdesc12.
        (parse_s12): Likewise.
        (parse_s12): Likewise.
        2003-08-04  Alexandre Oliva  
        2003-08-04  Alexandre Oliva  
        * frv.opc (parse_ulo16): Parse gotlo and gotfuncdesclo.
        * frv.opc (parse_ulo16): Parse gotlo and gotfuncdesclo.
        (parse_uslo16): Likewise.
        (parse_uslo16): Likewise.
        (parse_uhi16): Parse gothi and gotfuncdeschi.
        (parse_uhi16): Parse gothi and gotfuncdeschi.
        (parse_d12): Parse got12 and gotfuncdesc12.
        (parse_d12): Parse got12 and gotfuncdesc12.
        (parse_s12): Likewise.
        (parse_s12): Likewise.
2003-10-10  Dave Brolley  
2003-10-10  Dave Brolley  
        * frv.cpu (dnpmop): New p-macro.
        * frv.cpu (dnpmop): New p-macro.
        (GRdoublek): Use dnpmop.
        (GRdoublek): Use dnpmop.
        (CPRdoublek, FRdoublei, FRdoublej, FRdoublek): Ditto.
        (CPRdoublek, FRdoublei, FRdoublej, FRdoublek): Ditto.
        (store-double-r-r): Use (.sym regtype doublek).
        (store-double-r-r): Use (.sym regtype doublek).
        (r-store-double): Ditto.
        (r-store-double): Ditto.
        (store-double-r-r-u): Ditto.
        (store-double-r-r-u): Ditto.
        (conditional-store-double): Ditto.
        (conditional-store-double): Ditto.
        (conditional-store-double-u): Ditto.
        (conditional-store-double-u): Ditto.
        (store-double-r-simm): Ditto.
        (store-double-r-simm): Ditto.
        (fmovs): Assign to UNIT FMALL.
        (fmovs): Assign to UNIT FMALL.
2003-10-06  Dave Brolley  
2003-10-06  Dave Brolley  
        * frv.cpu, frv.opc: Add support for fr550.
        * frv.cpu, frv.opc: Add support for fr550.
2003-09-24  Dave Brolley  
2003-09-24  Dave Brolley  
        * frv.cpu (u-commit): New modelling unit for fr500.
        * frv.cpu (u-commit): New modelling unit for fr500.
        (mwtaccg): Use frv_ref_SI to reference ACC40Sk as an input operand.
        (mwtaccg): Use frv_ref_SI to reference ACC40Sk as an input operand.
        (commit-r): Use u-commit model for fr500.
        (commit-r): Use u-commit model for fr500.
        (commit): Ditto.
        (commit): Ditto.
        (conditional-float-binary-op): Take profiling data as an argument.
        (conditional-float-binary-op): Take profiling data as an argument.
        Update callers.
        Update callers.
        (ne-float-binary-op): Ditto.
        (ne-float-binary-op): Ditto.
2003-09-19  Michael Snyder  
2003-09-19  Michael Snyder  
        * frv.cpu (nldqi): Delete unimplemented instruction.
        * frv.cpu (nldqi): Delete unimplemented instruction.
2003-09-12  Dave Brolley  
2003-09-12  Dave Brolley  
        * frv.cpu (u-clrgr, u-clrfr): New units of model fr500.
        * frv.cpu (u-clrgr, u-clrfr): New units of model fr500.
        (clear-ne-flag-r): Pass insn profiling in as an argument. Call
        (clear-ne-flag-r): Pass insn profiling in as an argument. Call
        frv_ref_SI to get input register referenced for profiling.
        frv_ref_SI to get input register referenced for profiling.
        (clear-ne-flag-all): Pass insn profiling in as an argument.
        (clear-ne-flag-all): Pass insn profiling in as an argument.
        (clrgr,clrfr,clrga,clrfa): Add profiling information.
        (clrgr,clrfr,clrga,clrfa): Add profiling information.
2003-09-11  Michael Snyder  
2003-09-11  Michael Snyder  
        * frv.cpu: Typographical corrections.
        * frv.cpu: Typographical corrections.
2003-09-09  Dave Brolley  
2003-09-09  Dave Brolley  
        * frv.cpu (media-dual-complex): Change UNIT to FMALL.
        * frv.cpu (media-dual-complex): Change UNIT to FMALL.
        (conditional-media-dual-complex, media-quad-complex): Likewise.
        (conditional-media-dual-complex, media-quad-complex): Likewise.
2003-09-04  Dave Brolley  
2003-09-04  Dave Brolley  
        * frv.cpu (register-transfer): Pass in all attributes in on argument.
        * frv.cpu (register-transfer): Pass in all attributes in on argument.
        Update all callers.
        Update all callers.
        (conditional-register-transfer): Ditto.
        (conditional-register-transfer): Ditto.
        (cache-preload): Ditto.
        (cache-preload): Ditto.
        (floating-point-conversion): Ditto.
        (floating-point-conversion): Ditto.
        (floating-point-neg): Ditto.
        (floating-point-neg): Ditto.
        (float-abs): Ditto.
        (float-abs): Ditto.
        (float-binary-op-s): Ditto.
        (float-binary-op-s): Ditto.
        (conditional-float-binary-op): Ditto.
        (conditional-float-binary-op): Ditto.
        (ne-float-binary-op): Ditto.
        (ne-float-binary-op): Ditto.
        (float-dual-arith): Ditto.
        (float-dual-arith): Ditto.
        (ne-float-dual-arith): Ditto.
        (ne-float-dual-arith): Ditto.
2003-09-03  Dave Brolley  
2003-09-03  Dave Brolley  
        * frv.opc (parse_A, parse_A0, parse_A1): New parse handlers.
        * frv.opc (parse_A, parse_A0, parse_A1): New parse handlers.
        * frv.cpu (UNIT): Add IALL, FMALL, FMLOW, STORE, SCAN, DCPL, MDUALACC,
        * frv.cpu (UNIT): Add IALL, FMALL, FMLOW, STORE, SCAN, DCPL, MDUALACC,
        MCLRACC-1.
        MCLRACC-1.
        (A): Removed operand.
        (A): Removed operand.
        (A0,A1): New operands replace operand A.
        (A0,A1): New operands replace operand A.
        (mnop): Now a real insn
        (mnop): Now a real insn
        (mclracc): Removed insn.
        (mclracc): Removed insn.
        (mclracc-0, mclracc-1): New insns replace mclracc.
        (mclracc-0, mclracc-1): New insns replace mclracc.
        (all insns): Use new UNIT attributes.
        (all insns): Use new UNIT attributes.
2003-08-21  Nick Clifton  
2003-08-21  Nick Clifton  
        * frv.cpu (mbtoh): Replace input parameter to u-media-dual-expand
        * frv.cpu (mbtoh): Replace input parameter to u-media-dual-expand
        and u-media-dual-btoh with output parameter.
        and u-media-dual-btoh with output parameter.
        (cmbtoh): Add profiling hack.
        (cmbtoh): Add profiling hack.
2003-08-19  Michael Snyder  
2003-08-19  Michael Snyder  
        * frv.cpu: Fix typo, Frintkeven -> FRintkeven
        * frv.cpu: Fix typo, Frintkeven -> FRintkeven
2003-06-10  Doug Evans  
2003-06-10  Doug Evans  
        * frv.cpu: Add IDOC attribute.
        * frv.cpu: Add IDOC attribute.
2003-06-06  Andrew Cagney  
2003-06-06  Andrew Cagney  
        Contributed by Red Hat.
        Contributed by Red Hat.
        * iq2000.cpu: New file.  Written by Ben Elliston, Jeff Johnston,
        * iq2000.cpu: New file.  Written by Ben Elliston, Jeff Johnston,
        Stan Cox, and Frank Ch. Eigler.
        Stan Cox, and Frank Ch. Eigler.
        * iq2000.opc: New file.  Written by Ben Elliston, Frank
        * iq2000.opc: New file.  Written by Ben Elliston, Frank
        Ch. Eigler, Chris Moller, Jeff Johnston, and Stan Cox.
        Ch. Eigler, Chris Moller, Jeff Johnston, and Stan Cox.
        * iq2000m.cpu: New file.  Written by Jeff Johnston.
        * iq2000m.cpu: New file.  Written by Jeff Johnston.
        * iq10.cpu: New file.  Written by Jeff Johnston.
        * iq10.cpu: New file.  Written by Jeff Johnston.
2003-06-05  Nick Clifton  
2003-06-05  Nick Clifton  
        * frv.cpu (FRintieven): New operand.  An even-numbered only
        * frv.cpu (FRintieven): New operand.  An even-numbered only
        version of the FRinti operand.
        version of the FRinti operand.
        (FRintjeven): Likewise for FRintj.
        (FRintjeven): Likewise for FRintj.
        (FRintkeven): Likewise for FRintk.
        (FRintkeven): Likewise for FRintk.
        (mdcutssi, media-dual-word-rotate-r-r, mqsaths,
        (mdcutssi, media-dual-word-rotate-r-r, mqsaths,
        media-quad-arith-sat-semantics, media-quad-arith-sat,
        media-quad-arith-sat-semantics, media-quad-arith-sat,
        conditional-media-quad-arith-sat, mdunpackh,
        conditional-media-quad-arith-sat, mdunpackh,
        media-quad-multiply-semantics, media-quad-multiply,
        media-quad-multiply-semantics, media-quad-multiply,
        conditional-media-quad-multiply, media-quad-complex-i,
        conditional-media-quad-multiply, media-quad-complex-i,
        media-quad-multiply-acc-semantics, media-quad-multiply-acc,
        media-quad-multiply-acc-semantics, media-quad-multiply-acc,
        conditional-media-quad-multiply-acc, munpackh,
        conditional-media-quad-multiply-acc, munpackh,
        media-quad-multiply-cross-acc-semantics, mdpackh,
        media-quad-multiply-cross-acc-semantics, mdpackh,
        media-quad-multiply-cross-acc, mbtoh-semantics,
        media-quad-multiply-cross-acc, mbtoh-semantics,
        media-quad-cross-multiply-cross-acc-semantics,
        media-quad-cross-multiply-cross-acc-semantics,
        media-quad-cross-multiply-cross-acc, mbtoh, mhtob-semantics,
        media-quad-cross-multiply-cross-acc, mbtoh, mhtob-semantics,
        media-quad-cross-multiply-acc-semantics, cmbtoh,
        media-quad-cross-multiply-acc-semantics, cmbtoh,
        media-quad-cross-multiply-acc, media-quad-complex, mhtob,
        media-quad-cross-multiply-acc, media-quad-complex, mhtob,
        media-expand-halfword-to-double-semantics, mexpdhd, cmexpdhd,
        media-expand-halfword-to-double-semantics, mexpdhd, cmexpdhd,
        cmhtob): Use new operands.
        cmhtob): Use new operands.
        * frv.opc (CGEN_VERBOSE_ASSEMBLER_ERRORS): Define.
        * frv.opc (CGEN_VERBOSE_ASSEMBLER_ERRORS): Define.
        (parse_even_register): New function.
        (parse_even_register): New function.
2003-06-03  Nick Clifton  
2003-06-03  Nick Clifton  
        * frv.cpu (media-dual-word-rotate-r-r): Use a signed 6-bit
        * frv.cpu (media-dual-word-rotate-r-r): Use a signed 6-bit
        immediate value not unsigned.
        immediate value not unsigned.
2003-06-03  Andrew Cagney  
2003-06-03  Andrew Cagney  
        Contributed by Red Hat.
        Contributed by Red Hat.
        * frv.cpu: New file.  Written by Dave Brolley, Catherine Moore,
        * frv.cpu: New file.  Written by Dave Brolley, Catherine Moore,
        and Eric Christopher.
        and Eric Christopher.
        * frv.opc: New file.  Written by Catherine Moore, and Dave
        * frv.opc: New file.  Written by Catherine Moore, and Dave
        Brolley.
        Brolley.
        * simplify.inc: New file.  Written by Doug Evans.
        * simplify.inc: New file.  Written by Doug Evans.
2003-05-02  Andrew Cagney  
2003-05-02  Andrew Cagney  
        * New file.
        * New file.


Local Variables:
Local Variables:
mode: change-log
mode: change-log
left-margin: 8
left-margin: 8
fill-column: 74
fill-column: 74
version-control: never
version-control: never
End:
End:
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.