OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [config/] [tc-frv.h] - Diff between revs 156 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 156 Rev 816
/* tc-frv.h -- Header file for tc-frv.c.
/* tc-frv.h -- Header file for tc-frv.c.
   Copyright 2002, 2004, 2005, 2007 Free Software Foundation, Inc.
   Copyright 2002, 2004, 2005, 2007 Free Software Foundation, Inc.
 
 
   This file is part of GAS, the GNU Assembler.
   This file is part of GAS, the GNU Assembler.
 
 
   GAS is free software; you can redistribute it and/or modify
   GAS is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   the Free Software Foundation; either version 3, or (at your option)
   any later version.
   any later version.
 
 
   GAS is distributed in the hope that it will be useful,
   GAS is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with GAS; see the file COPYING.  If not, write to
   along with GAS; see the file COPYING.  If not, write to
   the Free Software Foundation, 51 Franklin Street - Fifth Floor,
   the Free Software Foundation, 51 Franklin Street - Fifth Floor,
   Boston, MA 02110-1301, USA. */
   Boston, MA 02110-1301, USA. */
 
 
#define TC_FRV
#define TC_FRV
 
 
#define LISTING_HEADER "FRV GAS "
#define LISTING_HEADER "FRV GAS "
 
 
/* The target BFD architecture.  */
/* The target BFD architecture.  */
#define TARGET_ARCH bfd_arch_frv
#define TARGET_ARCH bfd_arch_frv
 
 
#define TARGET_FORMAT (frv_md_fdpic_enabled () \
#define TARGET_FORMAT (frv_md_fdpic_enabled () \
                       ? "elf32-frvfdpic" : "elf32-frv")
                       ? "elf32-frvfdpic" : "elf32-frv")
extern bfd_boolean frv_md_fdpic_enabled (void);
extern bfd_boolean frv_md_fdpic_enabled (void);
 
 
#define TARGET_BYTES_BIG_ENDIAN 1
#define TARGET_BYTES_BIG_ENDIAN 1
 
 
/* Permit temporary numeric labels.  */
/* Permit temporary numeric labels.  */
#define LOCAL_LABELS_FB 1
#define LOCAL_LABELS_FB 1
 
 
#define DIFF_EXPR_OK            /* .-foo gets turned into PC relative relocs */
#define DIFF_EXPR_OK            /* .-foo gets turned into PC relative relocs */
 
 
/* We don't need to handle .word strangely.  */
/* We don't need to handle .word strangely.  */
#define WORKING_DOT_WORD
#define WORKING_DOT_WORD
 
 
/* Values passed to md_apply_fix don't include the symbol value.  */
/* Values passed to md_apply_fix don't include the symbol value.  */
#define MD_APPLY_SYM_VALUE(FIX) 0
#define MD_APPLY_SYM_VALUE(FIX) 0
 
 
extern void frv_tomcat_workaround PARAMS ((void));
extern void frv_tomcat_workaround PARAMS ((void));
#define md_cleanup frv_tomcat_workaround
#define md_cleanup frv_tomcat_workaround
 
 
#define md_number_to_chars frv_md_number_to_chars
#define md_number_to_chars frv_md_number_to_chars
 
 
extern long frv_relax_frag PARAMS ((fragS *, long));
extern long frv_relax_frag PARAMS ((fragS *, long));
#define md_relax_frag(segment, fragP, stretch) frv_relax_frag(fragP, stretch)
#define md_relax_frag(segment, fragP, stretch) frv_relax_frag(fragP, stretch)
 
 
#define tc_fix_adjustable(FIX) frv_fix_adjustable (FIX)
#define tc_fix_adjustable(FIX) frv_fix_adjustable (FIX)
struct fix;
struct fix;
extern bfd_boolean frv_fix_adjustable PARAMS ((struct fix *));
extern bfd_boolean frv_fix_adjustable PARAMS ((struct fix *));
 
 
/* When relaxing, we need to emit various relocs we otherwise wouldn't.  */
/* When relaxing, we need to emit various relocs we otherwise wouldn't.  */
#define TC_FORCE_RELOCATION(fix) frv_force_relocation (fix)
#define TC_FORCE_RELOCATION(fix) frv_force_relocation (fix)
extern int frv_force_relocation PARAMS ((struct fix *));
extern int frv_force_relocation PARAMS ((struct fix *));
 
 
/* If we simplify subtractions that aren't SUB_SAME or SUB_ABS, we end
/* If we simplify subtractions that aren't SUB_SAME or SUB_ABS, we end
   up with PCrel fixups, but since we don't have any PCrel relocs, we
   up with PCrel fixups, but since we don't have any PCrel relocs, we
   crash.  Preventing simplification gets us a good, early error.  */
   crash.  Preventing simplification gets us a good, early error.  */
#define TC_FORCE_RELOCATION_SUB_LOCAL(fixP) 1
#define TC_FORCE_RELOCATION_SUB_LOCAL(fixP) 1
 
 
#undef GAS_CGEN_MAX_FIXUPS
#undef GAS_CGEN_MAX_FIXUPS
#define GAS_CGEN_MAX_FIXUPS 1
#define GAS_CGEN_MAX_FIXUPS 1
 
 
void frv_frob_label PARAMS ((symbolS *));
void frv_frob_label PARAMS ((symbolS *));
#define tc_frob_label(sym) frv_frob_label(sym)
#define tc_frob_label(sym) frv_frob_label(sym)
 
 
#define tc_gen_reloc gas_cgen_tc_gen_reloc
#define tc_gen_reloc gas_cgen_tc_gen_reloc
 
 
#define md_cgen_record_fixup_exp frv_cgen_record_fixup_exp
#define md_cgen_record_fixup_exp frv_cgen_record_fixup_exp
 
 
/* Call md_pcrel_from_section(), not md_pcrel_from().  */
/* Call md_pcrel_from_section(), not md_pcrel_from().  */
#define MD_PCREL_FROM_SECTION(FIX, SEC) md_pcrel_from_section (FIX, SEC)
#define MD_PCREL_FROM_SECTION(FIX, SEC) md_pcrel_from_section (FIX, SEC)
extern long md_pcrel_from_section PARAMS ((struct fix *, segT));
extern long md_pcrel_from_section PARAMS ((struct fix *, segT));
 
 
/* After all of the symbols have been adjusted, go over the file looking
/* After all of the symbols have been adjusted, go over the file looking
   for any relocations that pic won't support.  */
   for any relocations that pic won't support.  */
#define tc_frob_file() frv_frob_file ()
#define tc_frob_file() frv_frob_file ()
extern void frv_frob_file       PARAMS ((void));
extern void frv_frob_file       PARAMS ((void));
 
 
/* We don't want 0x00 for code alignment because this generates `add.p
/* We don't want 0x00 for code alignment because this generates `add.p
   gr0, gr0, gr0' patterns.  Although it's fine as a nop instruction,
   gr0, gr0, gr0' patterns.  Although it's fine as a nop instruction,
   it has the VLIW packing bit set, which means if you have a bunch of
   it has the VLIW packing bit set, which means if you have a bunch of
   them in a row and attempt to execute them, you'll exceed the VLIW
   them in a row and attempt to execute them, you'll exceed the VLIW
   capacity and fail.  This also gets GDB confused sometimes, because
   capacity and fail.  This also gets GDB confused sometimes, because
   it won't set breakpoints in instructions other than the first of a
   it won't set breakpoints in instructions other than the first of a
   VLIW pack, so you used to be unable to set a breakpoint in the
   VLIW pack, so you used to be unable to set a breakpoint in the
   initial instruction of a function that followed such
   initial instruction of a function that followed such
   alignment-introduced instructions.
   alignment-introduced instructions.
 
 
   We could have arranged to emit `nop' instructions (0x80880000),
   We could have arranged to emit `nop' instructions (0x80880000),
   maybe even VLIW-pack sequences of nop instructions as much as
   maybe even VLIW-pack sequences of nop instructions as much as
   possible for the selected machine type, just in case the alignment
   possible for the selected machine type, just in case the alignment
   code actually happens to run, but this is probably too much effort
   code actually happens to run, but this is probably too much effort
   for little gain.  This code is not meant to be run anyway, so just
   for little gain.  This code is not meant to be run anyway, so just
   emit nops.  */
   emit nops.  */
#define MAX_MEM_FOR_RS_ALIGN_CODE (3 + 4)
#define MAX_MEM_FOR_RS_ALIGN_CODE (3 + 4)
#define HANDLE_ALIGN(FRAGP) do                                          \
#define HANDLE_ALIGN(FRAGP) do                                          \
  if ((FRAGP)->fr_type == rs_align_code)                                \
  if ((FRAGP)->fr_type == rs_align_code)                                \
    {                                                                   \
    {                                                                   \
      valueT count = ((FRAGP)->fr_next->fr_address                      \
      valueT count = ((FRAGP)->fr_next->fr_address                      \
                      - ((FRAGP)->fr_address + (FRAGP)->fr_fix));       \
                      - ((FRAGP)->fr_address + (FRAGP)->fr_fix));       \
      char *dest = (FRAGP)->fr_literal + (FRAGP)->fr_fix;               \
      char *dest = (FRAGP)->fr_literal + (FRAGP)->fr_fix;               \
      if ((count & 3) != 0)                                              \
      if ((count & 3) != 0)                                              \
        {                                                               \
        {                                                               \
          memset (dest, 0, (count & 3));                         \
          memset (dest, 0, (count & 3));                         \
          (FRAGP)->fr_fix += (count & 3);                               \
          (FRAGP)->fr_fix += (count & 3);                               \
          dest += (count & 3);                                          \
          dest += (count & 3);                                          \
          count -= (count & 3);                                         \
          count -= (count & 3);                                         \
        }                                                               \
        }                                                               \
      if (count)                                                        \
      if (count)                                                        \
        {                                                               \
        {                                                               \
          (FRAGP)->fr_var = 4;                                          \
          (FRAGP)->fr_var = 4;                                          \
          *dest++ = 0x80;                                               \
          *dest++ = 0x80;                                               \
          *dest++ = 0x88;                                               \
          *dest++ = 0x88;                                               \
          *dest++ = 0x00;                                               \
          *dest++ = 0x00;                                               \
          *dest++ = 0x00;                                               \
          *dest++ = 0x00;                                               \
        }                                                               \
        }                                                               \
    }                                                                   \
    }                                                                   \
 while (0)
 while (0)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.