OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [doc/] [c-ppc.texi] - Diff between revs 156 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 156 Rev 816
@c Copyright 2001, 2002, 2003, 2005, 2006
@c Copyright 2001, 2002, 2003, 2005, 2006
@c Free Software Foundation, Inc.
@c Free Software Foundation, Inc.
@c This is part of the GAS manual.
@c This is part of the GAS manual.
@c For copying conditions, see the file as.texinfo.
@c For copying conditions, see the file as.texinfo.
@ifset GENERIC
@ifset GENERIC
@page
@page
@node PPC-Dependent
@node PPC-Dependent
@chapter PowerPC Dependent Features
@chapter PowerPC Dependent Features
@end ifset
@end ifset
@ifclear GENERIC
@ifclear GENERIC
@node Machine Dependencies
@node Machine Dependencies
@chapter PowerPC Dependent Features
@chapter PowerPC Dependent Features
@end ifclear
@end ifclear
 
 
@cindex PowerPC support
@cindex PowerPC support
@menu
@menu
* PowerPC-Opts::                Options
* PowerPC-Opts::                Options
* PowerPC-Pseudo::              PowerPC Assembler Directives
* PowerPC-Pseudo::              PowerPC Assembler Directives
@end menu
@end menu
 
 
@node PowerPC-Opts
@node PowerPC-Opts
@section Options
@section Options
 
 
@cindex options for PowerPC
@cindex options for PowerPC
@cindex PowerPC options
@cindex PowerPC options
@cindex architectures, PowerPC
@cindex architectures, PowerPC
@cindex PowerPC architectures
@cindex PowerPC architectures
The PowerPC chip family includes several successive levels, using the same
The PowerPC chip family includes several successive levels, using the same
core instruction set, but including a few additional instructions at
core instruction set, but including a few additional instructions at
each level.  There are exceptions to this however.  For details on what
each level.  There are exceptions to this however.  For details on what
instructions each variant supports, please see the chip's architecture
instructions each variant supports, please see the chip's architecture
reference manual.
reference manual.
 
 
The following table lists all available PowerPC options.
The following table lists all available PowerPC options.
 
 
@table @code
@table @code
@item -mpwrx | -mpwr2
@item -mpwrx | -mpwr2
Generate code for POWER/2 (RIOS2).
Generate code for POWER/2 (RIOS2).
 
 
@item -mpwr
@item -mpwr
Generate code for POWER (RIOS1)
Generate code for POWER (RIOS1)
 
 
@item -m601
@item -m601
Generate code for PowerPC 601.
Generate code for PowerPC 601.
 
 
@item -mppc, -mppc32, -m603, -m604
@item -mppc, -mppc32, -m603, -m604
Generate code for PowerPC 603/604.
Generate code for PowerPC 603/604.
 
 
@item -m403, -m405
@item -m403, -m405
Generate code for PowerPC 403/405.
Generate code for PowerPC 403/405.
 
 
@item -m440
@item -m440
Generate code for PowerPC 440.  BookE and some 405 instructions.
Generate code for PowerPC 440.  BookE and some 405 instructions.
 
 
@item -m7400, -m7410, -m7450, -m7455
@item -m7400, -m7410, -m7450, -m7455
Generate code for PowerPC 7400/7410/7450/7455.
Generate code for PowerPC 7400/7410/7450/7455.
 
 
@item -m750cl
@item -m750cl
Generate code for PowerPC 750CL.
Generate code for PowerPC 750CL.
 
 
@item -mppc64, -m620
@item -mppc64, -m620
Generate code for PowerPC 620/625/630.
Generate code for PowerPC 620/625/630.
 
 
@item -me500, -me500x2
@item -me500, -me500x2
Generate code for Motorola e500 core complex.
Generate code for Motorola e500 core complex.
 
 
@item -mspe
@item -mspe
Generate code for Motorola SPE instructions.
Generate code for Motorola SPE instructions.
 
 
@item -mppc64bridge
@item -mppc64bridge
Generate code for PowerPC 64, including bridge insns.
Generate code for PowerPC 64, including bridge insns.
 
 
@item -mbooke64
@item -mbooke64
Generate code for 64-bit BookE.
Generate code for 64-bit BookE.
 
 
@item -mbooke, mbooke32
@item -mbooke, mbooke32
Generate code for 32-bit BookE.
Generate code for 32-bit BookE.
 
 
@item -me300
@item -me300
Generate code for PowerPC e300 family.
Generate code for PowerPC e300 family.
 
 
@item -maltivec
@item -maltivec
Generate code for processors with AltiVec instructions.
Generate code for processors with AltiVec instructions.
 
 
@item -mpower4
@item -mpower4
Generate code for Power4 architecture.
Generate code for Power4 architecture.
 
 
@item -mpower5
@item -mpower5
Generate code for Power5 architecture.
Generate code for Power5 architecture.
 
 
@item -mpower6
@item -mpower6
Generate code for Power6 architecture.
Generate code for Power6 architecture.
 
 
@item -mcell
@item -mcell
Generate code for Cell Broadband Engine architecture.
Generate code for Cell Broadband Engine architecture.
 
 
@item -mcom
@item -mcom
Generate code Power/PowerPC common instructions.
Generate code Power/PowerPC common instructions.
 
 
@item -many
@item -many
Generate code for any architecture (PWR/PWRX/PPC).
Generate code for any architecture (PWR/PWRX/PPC).
 
 
@item -mregnames
@item -mregnames
Allow symbolic names for registers.
Allow symbolic names for registers.
 
 
@item -mno-regnames
@item -mno-regnames
Do not allow symbolic names for registers.
Do not allow symbolic names for registers.
 
 
@item -mrelocatable
@item -mrelocatable
Support for GCC's -mrelocatable option.
Support for GCC's -mrelocatable option.
 
 
@item -mrelocatable-lib
@item -mrelocatable-lib
Support for GCC's -mrelocatable-lib option.
Support for GCC's -mrelocatable-lib option.
 
 
@item -memb
@item -memb
Set PPC_EMB bit in ELF flags.
Set PPC_EMB bit in ELF flags.
 
 
@item -mlittle, -mlittle-endian
@item -mlittle, -mlittle-endian
Generate code for a little endian machine.
Generate code for a little endian machine.
 
 
@item -mbig, -mbig-endian
@item -mbig, -mbig-endian
Generate code for a big endian machine.
Generate code for a big endian machine.
 
 
@item -msolaris
@item -msolaris
Generate code for Solaris.
Generate code for Solaris.
 
 
@item -mno-solaris
@item -mno-solaris
Do not generate code for Solaris.
Do not generate code for Solaris.
@end table
@end table
 
 
 
 
@node PowerPC-Pseudo
@node PowerPC-Pseudo
@section PowerPC Assembler Directives
@section PowerPC Assembler Directives
 
 
@cindex directives for PowerPC
@cindex directives for PowerPC
@cindex PowerPC directives
@cindex PowerPC directives
A number of assembler directives are available for PowerPC.  The
A number of assembler directives are available for PowerPC.  The
following table is far from complete.
following table is far from complete.
 
 
@table @code
@table @code
@item .machine "string"
@item .machine "string"
This directive allows you to change the machine for which code is
This directive allows you to change the machine for which code is
generated.  @code{"string"} may be any of the -m cpu selection options
generated.  @code{"string"} may be any of the -m cpu selection options
(without the -m) enclosed in double quotes, @code{"push"}, or
(without the -m) enclosed in double quotes, @code{"push"}, or
@code{"pop"}.  @code{.machine "push"} saves the currently selected
@code{"pop"}.  @code{.machine "push"} saves the currently selected
cpu, which may be restored with @code{.machine "pop"}.
cpu, which may be restored with @code{.machine "pop"}.
@end table
@end table
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.