URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 38 |
Rev 156 |
#objdump: -dr --prefix-addresses --show-raw-insn
|
#objdump: -dr --prefix-addresses --show-raw-insn
|
#name: Case Sensitive Register Aliases
|
#name: Case Sensitive Register Aliases
|
|
|
.*: +file format .*arm.*
|
.*: +file format .*arm.*
|
|
|
Disassembly of section .text:
|
Disassembly of section .text:
|
0+0 <.*> ee060f10 mcr 15, 0, r0, cr6, cr0, \{0\}
|
0+0 <.*> ee060f10 mcr 15, 0, r0, cr6, cr0, \{0\}
|
0+4 <.*> e1a00000 nop \(mov r0,r0\)
|
0+4 <.*> e1a00000 nop \(mov r0,r0\)
|
0+8 <.*> e1a00000 nop \(mov r0,r0\)
|
0+8 <.*> e1a00000 nop \(mov r0,r0\)
|
0+c <.*> e1a00000 nop \(mov r0,r0\)
|
0+c <.*> e1a00000 nop \(mov r0,r0\)
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.