OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [tcompat.s] - Diff between revs 38 and 156

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
        @ ARM instructions defined for source compatibility with Thumb.
        @ ARM instructions defined for source compatibility with Thumb.
        .macro  shift op opls ops oplss
        .macro  shift op opls ops oplss
        \oplss  r9,r0
        \oplss  r9,r0
        \opls   r0,r0,r9
        \opls   r0,r0,r9
        \ops    r0,#17
        \ops    r0,#17
        \op     r0,r9,#17
        \op     r0,r9,#17
        .endm
        .endm
        .text
        .text
        .global l
        .global l
l:
l:
        cpyls   r0,r0
        cpyls   r0,r0
        cpy     r9,r0
        cpy     r9,r0
        cpy     r0,r9
        cpy     r0,r9
        cpy     ip,lr
        cpy     ip,lr
 
 
        shift   lsl lslls lsls lsllss
        shift   lsl lslls lsls lsllss
        shift   lsr lsrls lsrs lsrlss
        shift   lsr lsrls lsrs lsrlss
        shift   asr asrls asrs asrlss
        shift   asr asrls asrs asrlss
        shift   ror rorls rors rorlss
        shift   ror rorls rors rorlss
 
 
        neg     r0,r9
        neg     r0,r9
        negs    r9,r0
        negs    r9,r0
        negls   r0,r0
        negls   r0,r0
        neglss  r9,r9
        neglss  r9,r9
 
 
        push    {r1,r2,r3}
        push    {r1,r2,r3}
        pushls  {r2,r4,r6,r8,pc}
        pushls  {r2,r4,r6,r8,pc}
        pop     {r1,r2,r3}
        pop     {r1,r2,r3}
        popls   {r2,r4,r6,r8,pc}
        popls   {r2,r4,r6,r8,pc}
 
 
        @ Two-argument forms of ARM arithmetic instructions.
        @ Two-argument forms of ARM arithmetic instructions.
        and     r0,r1
        and     r0,r1
        eor     r0,r1
        eor     r0,r1
        sub     r0,r1
        sub     r0,r1
        rsb     r0,r1
        rsb     r0,r1
 
 
        add     r0,r1
        add     r0,r1
        adc     r0,r1
        adc     r0,r1
        sbc     r0,r1
        sbc     r0,r1
        rsc     r0,r1
        rsc     r0,r1
 
 
        orr     r0,r1
        orr     r0,r1
        bic     r0,r1
        bic     r0,r1
        mul     r0,r1
        mul     r0,r1
        nop
        nop
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.