URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 38 |
Rev 156 |
#readelf: -wl
|
#readelf: -wl
|
#source: brokw-1.s
|
#source: brokw-1.s
|
#as: --em=criself --gdwarf2
|
#as: --em=criself --gdwarf2
|
|
|
# Most simple broken word.
|
# Most simple broken word.
|
#...
|
#...
|
Line Number Statements:
|
Line Number Statements:
|
Extended opcode 2: set Address to 0x0
|
Extended opcode 2: set Address to 0x0
|
Special opcode .*: advance Address by 0 to 0x0 and Line by 2 to 3
|
Special opcode .*: advance Address by 0 to 0x0 and Line by 2 to 3
|
Special opcode .*: advance Address by 4 to 0x4 and Line by 4 to 7
|
Special opcode .*: advance Address by 4 to 0x4 and Line by 4 to 7
|
Special opcode .*: advance Address by 14 to 0x12 and Line by 8 to 15
|
Special opcode .*: advance Address by 14 to 0x12 and Line by 8 to 15
|
Advance PC by 32768 to 0x8012
|
Advance PC by 32768 to 0x8012
|
Special opcode .*: advance Address by 0 to 0x8012 and Line by 4 to 19
|
Special opcode .*: advance Address by 0 to 0x8012 and Line by 4 to 19
|
Advance PC by 2 to 0x8014
|
Advance PC by 2 to 0x8014
|
Extended opcode 1: End of Sequence
|
Extended opcode 1: End of Sequence
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.