OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d30v/] [serial.s] - Diff between revs 156 and 816

Only display areas with differences | Details | Blame | View Log

Rev 156 Rev 816
# serial.s
# serial.s
#
#
# In the following examples, the right-subinstructions
# In the following examples, the right-subinstructions
# will never be executed.  GAS should detect this.
# will never be executed.  GAS should detect this.
 
 
        trap r21 -> add r2, r0, r0 ; right instruction will never be executed.
        trap r21 -> add r2, r0, r0 ; right instruction will never be executed.
        dbt     -> add r2, r0, r0               ; ditto
        dbt     -> add r2, r0, r0               ; ditto
        rtd     -> add r2, r0, r0               ; ditto
        rtd     -> add r2, r0, r0               ; ditto
        reit    -> add r2, r0, r0               ; ditto
        reit    -> add r2, r0, r0               ; ditto
        mvtsys psw,  r1 -> add r2, r0, r0       ; OK
        mvtsys psw,  r1 -> add r2, r0, r0       ; OK
        mvtsys pswh, r1 -> add r2, r0, r0       ; OK
        mvtsys pswh, r1 -> add r2, r0, r0       ; OK
        mvtsys pswl, r1 -> add r2, r0, r0       ; OK
        mvtsys pswl, r1 -> add r2, r0, r0       ; OK
        mvtsys f0, r1 -> add r2, r0, r0         ; OK
        mvtsys f0, r1 -> add r2, r0, r0         ; OK
        mvtsys mod_s, r1 -> add r2, r0, r0      ; OK
        mvtsys mod_s, r1 -> add r2, r0, r0      ; OK
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.