OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [m68hc11/] [insns12.s] - Diff between revs 38 and 156

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 156
# Test for correct generation of 68HC12 specific insns.
# Test for correct generation of 68HC12 specific insns.
 
 
        .sect .text
        .sect .text
 
 
;; Test the call insns
;; Test the call insns
call_test:
call_test:
        call    _foo            ; 24-bit reloc
        call    _foo            ; 24-bit reloc
        call    _foo,1          ; 16-bit reloc, immediate page specification
        call    _foo,1          ; 16-bit reloc, immediate page specification
        call    _foo,%page(foo_page)    ; 16-bit reloc and 8-bit page reloc
        call    _foo,%page(foo_page)    ; 16-bit reloc and 8-bit page reloc
        call    0,x,3            ; 8-bit page reloc
        call    0,x,3            ; 8-bit page reloc
        call    4,y,12
        call    4,y,12
        call    7,sp,13
        call    7,sp,13
        call    12,x,%page(foo_page)    ; 8-bit page reloc
        call    12,x,%page(foo_page)    ; 8-bit page reloc
        call    4,y,%page(foo_page)
        call    4,y,%page(foo_page)
        call    7,sp,%page(foo_page)
        call    7,sp,%page(foo_page)
        call    [d,x]           ; No reloc
        call    [d,x]           ; No reloc
        ldab    [32767,sp]
        ldab    [32767,sp]
        call    [2048,sp]       ; No reloc
        call    [2048,sp]       ; No reloc
        call    [_foo,x]        ; 16-bit reloc
        call    [_foo,x]        ; 16-bit reloc
        rtc
        rtc
;; Test special insn
;; Test special insn
special_test:
special_test:
        emacs   _foo    ; Wonderful, Emacs as a single instruction!
        emacs   _foo    ; Wonderful, Emacs as a single instruction!
 
 
;; Min instruction
;; Min instruction
        maxa    0,x
        maxa    0,x
        maxa    819,y
        maxa    819,y
        maxa    [d,x]
        maxa    [d,x]
        maxa    [_foo,x]
        maxa    [_foo,x]
 
 
        maxm    0,x
        maxm    0,x
        maxm    819,y
        maxm    819,y
        maxm    [d,x]
        maxm    [d,x]
        maxm    [_foo,x]
        maxm    [_foo,x]
 
 
        emaxd   0,x
        emaxd   0,x
        emaxd   819,y
        emaxd   819,y
        emaxd   [d,x]
        emaxd   [d,x]
        emaxd   [_foo,x]
        emaxd   [_foo,x]
 
 
        emaxm   0,x
        emaxm   0,x
        emaxm   819,y
        emaxm   819,y
        emaxm   [d,x]
        emaxm   [d,x]
        emaxm   [_foo,x]
        emaxm   [_foo,x]
 
 
;; Min instruction
;; Min instruction
        mina    0,x
        mina    0,x
        mina    819,y
        mina    819,y
        mina    [d,x]
        mina    [d,x]
        mina    [_foo,x]
        mina    [_foo,x]
 
 
        minm    0,x
        minm    0,x
        minm    819,y
        minm    819,y
        minm    [d,x]
        minm    [d,x]
        minm    [_foo,x]
        minm    [_foo,x]
 
 
        emind   0,x
        emind   0,x
        emind   819,y
        emind   819,y
        emind   [d,x]
        emind   [d,x]
        emind   [_foo,x]
        emind   [_foo,x]
;; Mul
;; Mul
        emul
        emul
        emuls
        emuls
        etbl    3,x
        etbl    3,x
        etbl    4,pc
        etbl    4,pc
 
 
;;
;;
        rev
        rev
        revw
        revw
        wav
        wav
;;
;;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.