OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [branch-misc-2pic.d] - Diff between revs 156 and 816

Only display areas with differences | Details | Blame | View Log

Rev 156 Rev 816
#objdump: -dr --prefix-addresses --show-raw-insn
#objdump: -dr --prefix-addresses --show-raw-insn
#name: MIPS branch-misc-2pic
#name: MIPS branch-misc-2pic
#source: branch-misc-2.s
#source: branch-misc-2.s
#as: -32 -call_shared
#as: -32 -call_shared
# Test the backward branches to globals symbols in current file.
# Test the backward branches to globals symbols in current file.
.*: +file format .*mips.*
.*: +file format .*mips.*
Disassembly of section .text:
Disassembly of section .text:
        \.\.\.
        \.\.\.
        \.\.\.
        \.\.\.
        \.\.\.
        \.\.\.
0+003c <[^>]*> 0411ffff     bal     0000003c 
0+003c <[^>]*> 0411ffff     bal     0000003c 
[       ]*3c: R_MIPS_PC16       g1
[       ]*3c: R_MIPS_PC16       g1
0+0040 <[^>]*> 00000000     nop
0+0040 <[^>]*> 00000000     nop
0+0044 <[^>]*> 0411ffff     bal     00000044 
0+0044 <[^>]*> 0411ffff     bal     00000044 
[       ]*44: R_MIPS_PC16       g2
[       ]*44: R_MIPS_PC16       g2
0+0048 <[^>]*> 00000000     nop
0+0048 <[^>]*> 00000000     nop
0+004c <[^>]*> 0411ffff     bal     0000004c 
0+004c <[^>]*> 0411ffff     bal     0000004c 
[       ]*4c: R_MIPS_PC16       g3
[       ]*4c: R_MIPS_PC16       g3
0+0050 <[^>]*> 00000000     nop
0+0050 <[^>]*> 00000000     nop
0+0054 <[^>]*> 0411ffff     bal     00000054 
0+0054 <[^>]*> 0411ffff     bal     00000054 
[       ]*54: R_MIPS_PC16       g4
[       ]*54: R_MIPS_PC16       g4
0+0058 <[^>]*> 00000000     nop
0+0058 <[^>]*> 00000000     nop
0+005c <[^>]*> 0411ffff     bal     0000005c 
0+005c <[^>]*> 0411ffff     bal     0000005c 
[       ]*5c: R_MIPS_PC16       g5
[       ]*5c: R_MIPS_PC16       g5
0+0060 <[^>]*> 00000000     nop
0+0060 <[^>]*> 00000000     nop
0+0064 <[^>]*> 0411ffff     bal     00000064 
0+0064 <[^>]*> 0411ffff     bal     00000064 
[       ]*64: R_MIPS_PC16       g6
[       ]*64: R_MIPS_PC16       g6
0+0068 <[^>]*> 00000000     nop
0+0068 <[^>]*> 00000000     nop
        \.\.\.
        \.\.\.
        \.\.\.
        \.\.\.
        \.\.\.
        \.\.\.
0+00a8 <[^>]*> 1000ffff     b       000000a8 
0+00a8 <[^>]*> 1000ffff     b       000000a8 
[       ]*a8: R_MIPS_PC16       x1
[       ]*a8: R_MIPS_PC16       x1
0+00ac <[^>]*> 00000000     nop
0+00ac <[^>]*> 00000000     nop
0+00b0 <[^>]*> 1000ffff     b       000000b0 
0+00b0 <[^>]*> 1000ffff     b       000000b0 
[       ]*b0: R_MIPS_PC16       x2
[       ]*b0: R_MIPS_PC16       x2
0+00b4 <[^>]*> 00000000     nop
0+00b4 <[^>]*> 00000000     nop
0+00b8 <[^>]*> 1000ffff     b       000000b8 
0+00b8 <[^>]*> 1000ffff     b       000000b8 
[       ]*b8: R_MIPS_PC16       \.data
[       ]*b8: R_MIPS_PC16       \.data
0+00bc <[^>]*> 00000000     nop
0+00bc <[^>]*> 00000000     nop
        \.\.\.
        \.\.\.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.