URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 156 |
Rev 816 |
|
|
MEMORY
|
MEMORY
|
{
|
{
|
rom (rx) : ORIGIN = 0x100, LENGTH = 0x100
|
rom (rx) : ORIGIN = 0x100, LENGTH = 0x100
|
ram (rwx) : ORIGIN = 0x200, LENGTH = 0x100
|
ram (rwx) : ORIGIN = 0x200, LENGTH = 0x100
|
|
|
}
|
}
|
|
|
SECTIONS
|
SECTIONS
|
{
|
{
|
.text : {*(.text .text.*)} >rom
|
.text : {*(.text .text.*)} >rom
|
.data : {data_load = LOADADDR (.data);
|
.data : {data_load = LOADADDR (.data);
|
data_start = ADDR (.data);
|
data_start = ADDR (.data);
|
*(.data .data.*)} >ram AT>rom
|
*(.data .data.*)} >ram AT>rom
|
/DISCARD/ : { *(.*) }
|
/DISCARD/ : { *(.*) }
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.