OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-mips-elf/] [reloc-2b.s] - Diff between revs 156 and 816

Only display areas with differences | Details | Blame | View Log

Rev 156 Rev 816
        .set    noreorder
        .set    noreorder
        .ent    tstartb
        .ent    tstartb
tstartb:
tstartb:
        lui     $4,%hi(tstartb - 0x8010)        # .text + 0x7fe0
        lui     $4,%hi(tstartb - 0x8010)        # .text + 0x7fe0
        addiu   $4,$4,%lo(tstartb - 0x8010)
        addiu   $4,$4,%lo(tstartb - 0x8010)
        lui     $4,%hi(tstartb - 0x8000)        # .text + 0x7ff0
        lui     $4,%hi(tstartb - 0x8000)        # .text + 0x7ff0
        addiu   $4,$4,%lo(tstartb - 0x8000)
        addiu   $4,$4,%lo(tstartb - 0x8000)
        lui     $4,%hi(tstartb)                 # .text + 0xfff0
        lui     $4,%hi(tstartb)                 # .text + 0xfff0
        addiu   $4,$4,%lo(tstartb)
        addiu   $4,$4,%lo(tstartb)
        lui     $4,%hi(tstartb + 0x7ff0)        # .text + 0x17fe0
        lui     $4,%hi(tstartb + 0x7ff0)        # .text + 0x17fe0
        addiu   $4,$4,%lo(tstartb + 0x7ff0)
        addiu   $4,$4,%lo(tstartb + 0x7ff0)
t32b:
t32b:
        lui     $4,%hi(tstartb + 0x8010)        # .text + 0x18000
        lui     $4,%hi(tstartb + 0x8010)        # .text + 0x18000
        addiu   $4,$4,%lo(tstartb + 0x8010)
        addiu   $4,$4,%lo(tstartb + 0x8010)
 
 
        lui     $4,%hi(t32b - 0x8010)           # .text + 0x8000
        lui     $4,%hi(t32b - 0x8010)           # .text + 0x8000
        addiu   $4,$4,%lo(t32b - 0x8010)
        addiu   $4,$4,%lo(t32b - 0x8010)
        lui     $4,%hi(t32b - 0x8000)           # .text + 0x8010
        lui     $4,%hi(t32b - 0x8000)           # .text + 0x8010
        addiu   $4,$4,%lo(t32b - 0x8000)
        addiu   $4,$4,%lo(t32b - 0x8000)
        lui     $4,%hi(t32b)                    # .text + 0x10010
        lui     $4,%hi(t32b)                    # .text + 0x10010
        addiu   $4,$4,%lo(t32b)
        addiu   $4,$4,%lo(t32b)
        lui     $4,%hi(t32b + 0x7ff0)           # .text + 0x18000
        lui     $4,%hi(t32b + 0x7ff0)           # .text + 0x18000
        addiu   $4,$4,%lo(t32b + 0x7ff0)
        addiu   $4,$4,%lo(t32b + 0x7ff0)
        lui     $4,%hi(t32b + 0x8010)           # .text + 0x18020
        lui     $4,%hi(t32b + 0x8010)           # .text + 0x18020
        addiu   $4,$4,%lo(t32b + 0x8010)
        addiu   $4,$4,%lo(t32b + 0x8010)
 
 
        lui     $4,%hi(_start - 0x8010)
        lui     $4,%hi(_start - 0x8010)
        addiu   $4,$4,%lo(_start - 0x8010)
        addiu   $4,$4,%lo(_start - 0x8010)
        lui     $4,%hi(_start - 0x8000)
        lui     $4,%hi(_start - 0x8000)
        addiu   $4,$4,%lo(_start - 0x8000)
        addiu   $4,$4,%lo(_start - 0x8000)
        lui     $4,%hi(_start)
        lui     $4,%hi(_start)
        addiu   $4,$4,%lo(_start)
        addiu   $4,$4,%lo(_start)
        lui     $4,%hi(_start + 0x7ff0)
        lui     $4,%hi(_start + 0x7ff0)
        addiu   $4,$4,%lo(_start + 0x7ff0)
        addiu   $4,$4,%lo(_start + 0x7ff0)
        lui     $4,%hi(_start + 0x8010)
        lui     $4,%hi(_start + 0x8010)
        addiu   $4,$4,%lo(_start + 0x8010)
        addiu   $4,$4,%lo(_start + 0x8010)
 
 
        addiu   $4,$4,%gp_rel(sdg - 4)
        addiu   $4,$4,%gp_rel(sdg - 4)
        addiu   $4,$4,%gp_rel(sdg)
        addiu   $4,$4,%gp_rel(sdg)
        addiu   $4,$4,%gp_rel(sdg + 4)
        addiu   $4,$4,%gp_rel(sdg + 4)
 
 
        addiu   $4,$4,%gp_rel(sdlb - 4)
        addiu   $4,$4,%gp_rel(sdlb - 4)
        addiu   $4,$4,%gp_rel(sdlb)
        addiu   $4,$4,%gp_rel(sdlb)
        addiu   $4,$4,%gp_rel(sdlb + 4)
        addiu   $4,$4,%gp_rel(sdlb + 4)
 
 
        jal     tstartb - 4                     # .text + 0xffec
        jal     tstartb - 4                     # .text + 0xffec
        nop
        nop
        jal     tstartb                         # .text + 0xfff0
        jal     tstartb                         # .text + 0xfff0
        nop
        nop
        jal     tstartb + 4                     # .text + 0xfff4
        jal     tstartb + 4                     # .text + 0xfff4
        nop
        nop
 
 
        jal     t32b - 4                        # .text + 0x1000c
        jal     t32b - 4                        # .text + 0x1000c
        nop
        nop
        jal     t32b                            # .text + 0x10010
        jal     t32b                            # .text + 0x10010
        nop
        nop
        jal     t32b + 4                        # .text + 0x10014
        jal     t32b + 4                        # .text + 0x10014
        nop
        nop
 
 
        jal     _start - 4
        jal     _start - 4
        nop
        nop
        jal     _start
        jal     _start
        nop
        nop
        jal     _start + 4
        jal     _start + 4
        nop
        nop
 
 
        .space  16
        .space  16
        .end    tstartb
        .end    tstartb
 
 
        .section .sdata
        .section .sdata
        .space  16
        .space  16
sdlb:
sdlb:
        .space  16
        .space  16
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.