URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 156 |
Rev 816 |
#source: symtocbase-1.s
|
#source: symtocbase-1.s
|
#source: symtocbase-2.s
|
#source: symtocbase-2.s
|
#as: -a64
|
#as: -a64
|
#ld: -shared -melf64ppc
|
#ld: -shared -melf64ppc
|
#objdump: -dj.data
|
#objdump: -dj.data
|
#target: powerpc64*-*-*
|
#target: powerpc64*-*-*
|
|
|
.*: file format elf64-powerpc
|
.*: file format elf64-powerpc
|
|
|
Disassembly of section \.data:
|
Disassembly of section \.data:
|
|
|
.* :
|
.* :
|
\.\.\.
|
\.\.\.
|
.*: 00 02 80 00 \.long 0x28000
|
.*: 00 02 80 00 \.long 0x28000
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 02 80 00 \.long 0x28000
|
.*: 00 02 80 00 \.long 0x28000
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 03 80 00 \.long 0x38000
|
.*: 00 03 80 00 \.long 0x38000
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 03 80 00 \.long 0x38000
|
.*: 00 03 80 00 \.long 0x38000
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 02 80 00 \.long 0x28000
|
.*: 00 02 80 00 \.long 0x28000
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 00 00 00 \.long 0x0
|
.*: 00 03 80 00 \.long 0x38000
|
.*: 00 03 80 00 \.long 0x38000
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.