OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [arm/] [arm.opt] - Diff between revs 154 and 816

Only display areas with differences | Details | Blame | View Log

Rev 154 Rev 816
; Options for the ARM port of the compiler.
; Options for the ARM port of the compiler.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;
;
; This file is part of GCC.
; This file is part of GCC.
;
;
; GCC is free software; you can redistribute it and/or modify it under
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; Software Foundation; either version 3, or (at your option) any later
; version.
; version.
;
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
; for more details.
;
;
; You should have received a copy of the GNU General Public License
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; along with GCC; see the file COPYING3.  If not see
; .
; .
mabi=
mabi=
Target RejectNegative Joined Var(target_abi_name)
Target RejectNegative Joined Var(target_abi_name)
Specify an ABI
Specify an ABI
mabort-on-noreturn
mabort-on-noreturn
Target Report Mask(ABORT_NORETURN)
Target Report Mask(ABORT_NORETURN)
Generate a call to abort if a noreturn function returns
Generate a call to abort if a noreturn function returns
mapcs
mapcs
Target RejectNegative Mask(APCS_FRAME) MaskExists Undocumented
Target RejectNegative Mask(APCS_FRAME) MaskExists Undocumented
mapcs-float
mapcs-float
Target Report Mask(APCS_FLOAT)
Target Report Mask(APCS_FLOAT)
Pass FP arguments in FP registers
Pass FP arguments in FP registers
mapcs-frame
mapcs-frame
Target Report Mask(APCS_FRAME)
Target Report Mask(APCS_FRAME)
Generate APCS conformant stack frames
Generate APCS conformant stack frames
mapcs-reentrant
mapcs-reentrant
Target Report Mask(APCS_REENT)
Target Report Mask(APCS_REENT)
Generate re-entrant, PIC code
Generate re-entrant, PIC code
mapcs-stack-check
mapcs-stack-check
Target Report Mask(APCS_STACK) Undocumented
Target Report Mask(APCS_STACK) Undocumented
march=
march=
Target RejectNegative Joined
Target RejectNegative Joined
Specify the name of the target architecture
Specify the name of the target architecture
marm
marm
Target RejectNegative InverseMask(THUMB) Undocumented
Target RejectNegative InverseMask(THUMB) Undocumented
mbig-endian
mbig-endian
Target Report RejectNegative Mask(BIG_END)
Target Report RejectNegative Mask(BIG_END)
Assume target CPU is configured as big endian
Assume target CPU is configured as big endian
mcallee-super-interworking
mcallee-super-interworking
Target Report Mask(CALLEE_INTERWORKING)
Target Report Mask(CALLEE_INTERWORKING)
Thumb: Assume non-static functions may be called from ARM code
Thumb: Assume non-static functions may be called from ARM code
mcaller-super-interworking
mcaller-super-interworking
Target Report Mask(CALLER_INTERWORKING)
Target Report Mask(CALLER_INTERWORKING)
Thumb: Assume function pointers may go to non-Thumb aware code
Thumb: Assume function pointers may go to non-Thumb aware code
mcirrus-fix-invalid-insns
mcirrus-fix-invalid-insns
Target Report Mask(CIRRUS_FIX_INVALID_INSNS)
Target Report Mask(CIRRUS_FIX_INVALID_INSNS)
Cirrus: Place NOPs to avoid invalid instruction combinations
Cirrus: Place NOPs to avoid invalid instruction combinations
mcpu=
mcpu=
Target RejectNegative Joined
Target RejectNegative Joined
Specify the name of the target CPU
Specify the name of the target CPU
mfloat-abi=
mfloat-abi=
Target RejectNegative Joined Var(target_float_abi_name)
Target RejectNegative Joined Var(target_float_abi_name)
Specify if floating point hardware should be used
Specify if floating point hardware should be used
mfp=
mfp=
Target RejectNegative Joined Undocumented Var(target_fpe_name)
Target RejectNegative Joined Undocumented Var(target_fpe_name)
;; Now ignored.
;; Now ignored.
mfpe
mfpe
Target RejectNegative Mask(FPE) Undocumented
Target RejectNegative Mask(FPE) Undocumented
mfpe=
mfpe=
Target RejectNegative Joined Undocumented Var(target_fpe_name)
Target RejectNegative Joined Undocumented Var(target_fpe_name)
mfpu=
mfpu=
Target RejectNegative Joined Var(target_fpu_name)
Target RejectNegative Joined Var(target_fpu_name)
Specify the name of the target floating point hardware/format
Specify the name of the target floating point hardware/format
mhard-float
mhard-float
Target RejectNegative
Target RejectNegative
Alias for -mfloat-abi=hard
Alias for -mfloat-abi=hard
mlittle-endian
mlittle-endian
Target Report RejectNegative InverseMask(BIG_END)
Target Report RejectNegative InverseMask(BIG_END)
Assume target CPU is configured as little endian
Assume target CPU is configured as little endian
mlong-calls
mlong-calls
Target Report Mask(LONG_CALLS)
Target Report Mask(LONG_CALLS)
Generate call insns as indirect calls, if necessary
Generate call insns as indirect calls, if necessary
mpic-register=
mpic-register=
Target RejectNegative Joined Var(arm_pic_register_string)
Target RejectNegative Joined Var(arm_pic_register_string)
Specify the register to be used for PIC addressing
Specify the register to be used for PIC addressing
mpoke-function-name
mpoke-function-name
Target Report Mask(POKE_FUNCTION_NAME)
Target Report Mask(POKE_FUNCTION_NAME)
Store function names in object code
Store function names in object code
msched-prolog
msched-prolog
Target Report Mask(SCHED_PROLOG)
Target Report Mask(SCHED_PROLOG)
Permit scheduling of a function's prologue sequence
Permit scheduling of a function's prologue sequence
msingle-pic-base
msingle-pic-base
Target Report Mask(SINGLE_PIC_BASE)
Target Report Mask(SINGLE_PIC_BASE)
Do not load the PIC register in function prologues
Do not load the PIC register in function prologues
msoft-float
msoft-float
Target RejectNegative
Target RejectNegative
Alias for -mfloat-abi=soft
Alias for -mfloat-abi=soft
mstructure-size-boundary=
mstructure-size-boundary=
Target RejectNegative Joined Var(structure_size_string)
Target RejectNegative Joined Var(structure_size_string)
Specify the minimum bit alignment of structures
Specify the minimum bit alignment of structures
mthumb
mthumb
Target Report Mask(THUMB)
Target Report Mask(THUMB)
Compile for the Thumb not the ARM
Compile for the Thumb not the ARM
mthumb-interwork
mthumb-interwork
Target Report Mask(INTERWORK)
Target Report Mask(INTERWORK)
Support calls between Thumb and ARM instruction sets
Support calls between Thumb and ARM instruction sets
mtp=
mtp=
Target RejectNegative Joined Var(target_thread_switch)
Target RejectNegative Joined Var(target_thread_switch)
Specify how to access the thread pointer
Specify how to access the thread pointer
mtpcs-frame
mtpcs-frame
Target Report Mask(TPCS_FRAME)
Target Report Mask(TPCS_FRAME)
Thumb: Generate (non-leaf) stack frames even if not needed
Thumb: Generate (non-leaf) stack frames even if not needed
mtpcs-leaf-frame
mtpcs-leaf-frame
Target Report Mask(TPCS_LEAF_FRAME)
Target Report Mask(TPCS_LEAF_FRAME)
Thumb: Generate (leaf) stack frames even if not needed
Thumb: Generate (leaf) stack frames even if not needed
mtune=
mtune=
Target RejectNegative Joined
Target RejectNegative Joined
Tune code for the given processor
Tune code for the given processor
mwords-little-endian
mwords-little-endian
Target Report RejectNegative Mask(LITTLE_WORDS)
Target Report RejectNegative Mask(LITTLE_WORDS)
Assume big endian bytes, little endian words
Assume big endian bytes, little endian words
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.