OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [c4x/] [c4x.opt] - Diff between revs 154 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 154 Rev 816
; Options for the TMS320C[34]x port of the compiler.
; Options for the TMS320C[34]x port of the compiler.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;
;
; This file is part of GCC.
; This file is part of GCC.
;
;
; GCC is free software; you can redistribute it and/or modify it under
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; Software Foundation; either version 3, or (at your option) any later
; version.
; version.
;
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
; for more details.
;
;
; You should have received a copy of the GNU General Public License
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; along with GCC; see the file COPYING3.  If not see
; .
; .
m30
m30
Target RejectNegative
Target RejectNegative
Generate code for C30 CPU
Generate code for C30 CPU
m31
m31
Target RejectNegative
Target RejectNegative
Generate code for C31 CPU
Generate code for C31 CPU
m32
m32
Target RejectNegative
Target RejectNegative
Generate code for C32 CPU
Generate code for C32 CPU
m33
m33
Target RejectNegative
Target RejectNegative
Generate code for C33 CPU
Generate code for C33 CPU
m40
m40
Target RejectNegative
Target RejectNegative
Generate code for C40 CPU
Generate code for C40 CPU
m44
m44
Target RejectNegative
Target RejectNegative
Generate code for C44 CPU
Generate code for C44 CPU
maliases
maliases
Target Report Mask(ALIASES)
Target Report Mask(ALIASES)
Assume that pointers may be aliased
Assume that pointers may be aliased
mbig
mbig
Target RejectNegative Report InverseMask(SMALL)
Target RejectNegative Report InverseMask(SMALL)
Big memory model
Big memory model
mbk
mbk
Target Report Mask(BK)
Target Report Mask(BK)
Use the BK register as a general purpose register
Use the BK register as a general purpose register
mcpu=
mcpu=
Target RejectNegative Joined
Target RejectNegative Joined
-mcpu=CPU       Generate code for CPU
-mcpu=CPU       Generate code for CPU
mdb
mdb
Target Report Mask(DB)
Target Report Mask(DB)
Enable use of DB instruction
Enable use of DB instruction
mdebug
mdebug
Target Report Mask(DEBUG)
Target Report Mask(DEBUG)
Enable debugging
Enable debugging
mdevel
mdevel
Target Report Mask(DEVEL)
Target Report Mask(DEVEL)
Enable new features under development
Enable new features under development
mfast-fix
mfast-fix
Target Report Mask(FAST_FIX)
Target Report Mask(FAST_FIX)
Use fast but approximate float to integer conversion
Use fast but approximate float to integer conversion
mforce
mforce
Target Report Mask(FORCE)
Target Report Mask(FORCE)
Force RTL generation to emit valid 3 operand insns
Force RTL generation to emit valid 3 operand insns
mhoist
mhoist
Target Report Mask(HOIST)
Target Report Mask(HOIST)
Force constants into registers to improve hoisting
Force constants into registers to improve hoisting
misr-dp-reload
misr-dp-reload
Target Mask(PARANOID) MaskExists
Target Mask(PARANOID) MaskExists
Save DP across ISR in small memory model
Save DP across ISR in small memory model
mloop-unsigned
mloop-unsigned
Target Report Mask(LOOP_UNSIGNED)
Target Report Mask(LOOP_UNSIGNED)
Allow unsigned iteration counts for RPTB/DB
Allow unsigned iteration counts for RPTB/DB
mmemparm
mmemparm
Target RejectNegative Report Mask(MEMPARM)
Target RejectNegative Report Mask(MEMPARM)
Pass arguments on the stack
Pass arguments on the stack
mmpyi
mmpyi
Target Report Mask(MPYI)
Target Report Mask(MPYI)
Use MPYI instruction for C3x
Use MPYI instruction for C3x
mparallel-insns
mparallel-insns
Target Report Mask(PARALLEL)
Target Report Mask(PARALLEL)
Enable parallel instructions
Enable parallel instructions
mparallel-mpy
mparallel-mpy
Target Report Mask(PARALLEL_MPY)
Target Report Mask(PARALLEL_MPY)
Enable MPY||ADD and MPY||SUB instructions
Enable MPY||ADD and MPY||SUB instructions
mparanoid
mparanoid
Target Report Mask(PARANOID)
Target Report Mask(PARANOID)
Save DP across ISR in small memory model
Save DP across ISR in small memory model
mpreserve-float
mpreserve-float
Target Report Mask(PRESERVE_FLOAT)
Target Report Mask(PRESERVE_FLOAT)
Preserve all 40 bits of FP reg across call
Preserve all 40 bits of FP reg across call
mregparm
mregparm
Target RejectNegative Report InverseMask(MEMPARM)
Target RejectNegative Report InverseMask(MEMPARM)
Pass arguments in registers
Pass arguments in registers
mrptb
mrptb
Target Report Mask(RPTB)
Target Report Mask(RPTB)
Enable use of RTPB instruction
Enable use of RTPB instruction
mrpts
mrpts
Target Report Mask(RPTS)
Target Report Mask(RPTS)
Enable use of RTPS instruction
Enable use of RTPS instruction
mrpts=
mrpts=
Target RejectNegative Joined UInteger Var(c4x_rpts_cycles)
Target RejectNegative Joined UInteger Var(c4x_rpts_cycles)
-mrpts=N        Set the maximum number of iterations for RPTS to N
-mrpts=N        Set the maximum number of iterations for RPTS to N
msmall
msmall
Target RejectNegative Report Mask(SMALL)
Target RejectNegative Report Mask(SMALL)
Small memory model
Small memory model
mti
mti
Target Report Mask(TI)
Target Report Mask(TI)
Emit code compatible with TI tools
Emit code compatible with TI tools
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.