OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [m32c/] [m32c.md] - Diff between revs 38 and 154

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
;; Machine Descriptions for R8C/M16C/M32C
;; Machine Descriptions for R8C/M16C/M32C
;; Copyright (C) 2005, 2007
;; Copyright (C) 2005, 2007
;; Free Software Foundation, Inc.
;; Free Software Foundation, Inc.
;; Contributed by Red Hat.
;; Contributed by Red Hat.
;;
;;
;; This file is part of GCC.
;; This file is part of GCC.
;;
;;
;; GCC is free software; you can redistribute it and/or modify it
;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 3, or (at your
;; by the Free Software Foundation; either version 3, or (at your
;; option) any later version.
;; option) any later version.
;;
;;
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
;; License for more details.
;; License for more details.
;;
;;
;; You should have received a copy of the GNU General Public License
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; along with GCC; see the file COPYING3.  If not see
;; .
;; .
(define_constants
(define_constants
  [(R0_REGNO 0)
  [(R0_REGNO 0)
   (R2_REGNO 1)
   (R2_REGNO 1)
   (R1_REGNO 2)
   (R1_REGNO 2)
   (R3_REGNO 3)
   (R3_REGNO 3)
   (A0_REGNO 4)
   (A0_REGNO 4)
   (A1_REGNO 5)
   (A1_REGNO 5)
   (SB_REGNO 6)
   (SB_REGNO 6)
   (FB_REGNO 7)
   (FB_REGNO 7)
   (SP_REGNO 8)
   (SP_REGNO 8)
   (PC_REGNO 9)
   (PC_REGNO 9)
   (FLG_REGNO 10)
   (FLG_REGNO 10)
   (MEM0_REGNO 12)
   (MEM0_REGNO 12)
   (MEM7_REGNO 19)
   (MEM7_REGNO 19)
   ])
   ])
(define_constants
(define_constants
  [(UNS_PROLOGUE_END 1)
  [(UNS_PROLOGUE_END 1)
   (UNS_EPILOGUE_START 2)
   (UNS_EPILOGUE_START 2)
   (UNS_EH_EPILOGUE 3)
   (UNS_EH_EPILOGUE 3)
   (UNS_PUSHM 4)
   (UNS_PUSHM 4)
   (UNS_POPM 5)
   (UNS_POPM 5)
   (UNS_SMOVF 6)
   (UNS_SMOVF 6)
   (UNS_SSTR 7)
   (UNS_SSTR 7)
   (UNS_SCMPU 8)
   (UNS_SCMPU 8)
   (UNS_SMOVU 9)
   (UNS_SMOVU 9)
   ])
   ])
;; n = no change, x = clobbered.  The first 16 values are chosen such
;; n = no change, x = clobbered.  The first 16 values are chosen such
;; that the enum has one bit set for each flag.
;; that the enum has one bit set for each flag.
(define_attr "flags" "x,c,z,zc,s,sc,sz,szc,o,oc,oz,ozc,os,osc,osz,oszc,n" (const_string "n"))
(define_attr "flags" "x,c,z,zc,s,sc,sz,szc,o,oc,oz,ozc,os,osc,osz,oszc,n" (const_string "n"))
(define_asm_attributes [(set_attr "flags" "x")])
(define_asm_attributes [(set_attr "flags" "x")])
(define_mode_macro QHI [QI HI])
(define_mode_macro QHI [QI HI])
(define_mode_macro HPSI [(HI "TARGET_A16") (PSI "TARGET_A24")])
(define_mode_macro HPSI [(HI "TARGET_A16") (PSI "TARGET_A24")])
(define_mode_macro QHPSI [QI HI (PSI "TARGET_A24")])
(define_mode_macro QHPSI [QI HI (PSI "TARGET_A24")])
(define_mode_macro QHSI [QI HI (SI "TARGET_A24")])
(define_mode_macro QHSI [QI HI (SI "TARGET_A24")])
(define_mode_attr bwl [(QI "b") (HI "w") (PSI "l") (SI "l")])
(define_mode_attr bwl [(QI "b") (HI "w") (PSI "l") (SI "l")])
(define_code_macro any_cond [eq ne gt ge lt le gtu geu ltu leu])
(define_code_macro any_cond [eq ne gt ge lt le gtu geu ltu leu])
(define_code_macro eqne_cond [eq ne])
(define_code_macro eqne_cond [eq ne])
(define_code_macro gl_cond [gt ge lt le gtu geu ltu leu])
(define_code_macro gl_cond [gt ge lt le gtu geu ltu leu])
(define_insn "nop"
(define_insn "nop"
  [(const_int 0)]
  [(const_int 0)]
  ""
  ""
  "nop"
  "nop"
  [(set_attr "flags" "n")]
  [(set_attr "flags" "n")]
)
)
(define_insn "no_insn"
(define_insn "no_insn"
  [(const_int 1)]
  [(const_int 1)]
  ""
  ""
  ""
  ""
  [(set_attr "flags" "n")]
  [(set_attr "flags" "n")]
)
)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.