OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [m68hc11/] [m68hc12.h] - Diff between revs 154 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 154 Rev 816
/* Definitions of target machine for GNU compiler, for m68hc12.
/* Definitions of target machine for GNU compiler, for m68hc12.
   Copyright (C) 1999, 2000, 2001, 2003, 2007 Free Software Foundation, Inc.
   Copyright (C) 1999, 2000, 2001, 2003, 2007 Free Software Foundation, Inc.
   Contributed by Stephane Carrez (stcarrez@nerim.fr).
   Contributed by Stephane Carrez (stcarrez@nerim.fr).
 
 
This file is part of GCC.
This file is part of GCC.
 
 
GCC is free software; you can redistribute it and/or modify
GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
the Free Software Foundation; either version 3, or (at your option)
any later version.
any later version.
 
 
GCC is distributed in the hope that it will be useful,
GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
along with GCC; see the file COPYING3.  If not see
<http://www.gnu.org/licenses/>.  */
<http://www.gnu.org/licenses/>.  */
 
 
/* Compile and assemble for a 68hc12 unless there is a -m68hc11 option.  */
/* Compile and assemble for a 68hc12 unless there is a -m68hc11 option.  */
#define ASM_SPEC                                                \
#define ASM_SPEC                                                \
"%{m68hc11:-m68hc11}"                                           \
"%{m68hc11:-m68hc11}"                                           \
"%{m68hcs12:-m68hcs12}"                                         \
"%{m68hcs12:-m68hcs12}"                                         \
"%{!m68hc11:%{!m68hcs12:-m68hc12}}"
"%{!m68hc11:%{!m68hcs12:-m68hc12}}"
#define LIB_SPEC       ""
#define LIB_SPEC       ""
#define CC1_SPEC       ""
#define CC1_SPEC       ""
 
 
/* We need to tell the linker the target elf format.  Just pass an
/* We need to tell the linker the target elf format.  Just pass an
   emulation option.  This can be overridden by -Wl option of gcc.  */
   emulation option.  This can be overridden by -Wl option of gcc.  */
#define LINK_SPEC                                               \
#define LINK_SPEC                                               \
"%{m68hc11:-m m68hc11elf}"                                      \
"%{m68hc11:-m m68hc11elf}"                                      \
"%{m68hcs12:-m m68hc12elf}"                                     \
"%{m68hcs12:-m m68hc12elf}"                                     \
"%{!m68hc11:%{!m68hcs12:-m m68hc11elf}} %{mrelax:-relax}"
"%{!m68hc11:%{!m68hcs12:-m m68hc11elf}} %{mrelax:-relax}"
 
 
#define CPP_SPEC  \
#define CPP_SPEC  \
"%{mshort:-D__HAVE_SHORT_INT__ -D__INT__=16}\
"%{mshort:-D__HAVE_SHORT_INT__ -D__INT__=16}\
 %{!mshort:-D__INT__=32}\
 %{!mshort:-D__INT__=32}\
 %{m68hc11:-Dmc6811 -DMC6811 -Dmc68hc11}\
 %{m68hc11:-Dmc6811 -DMC6811 -Dmc68hc11}\
 %{!m68hc11:%{!m68hc12:-Dmc6812 -DMC6812 -Dmc68hc12}}\
 %{!m68hc11:%{!m68hc12:-Dmc6812 -DMC6812 -Dmc68hc12}}\
 %{m68hcs12:-Dmc6812 -DMC6812 -Dmc68hcs12}\
 %{m68hcs12:-Dmc6812 -DMC6812 -Dmc68hcs12}\
 %{fshort-double:-D__HAVE_SHORT_DOUBLE__}"
 %{fshort-double:-D__HAVE_SHORT_DOUBLE__}"
 
 
/* Default target_flags if no switches specified.  */
/* Default target_flags if no switches specified.  */
#define TARGET_DEFAULT          (MASK_M6812)
#define TARGET_DEFAULT          (MASK_M6812)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.