OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [mips/] [mips.opt] - Diff between revs 38 and 154

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 38 Rev 154
; Options for the MIPS port of the compiler
; Options for the MIPS port of the compiler
;
;
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;
;
; This file is part of GCC.
; This file is part of GCC.
;
;
; GCC is free software; you can redistribute it and/or modify it under
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; Software Foundation; either version 3, or (at your option) any later
; version.
; version.
;
;
; GCC is distributed in the hope that it will be useful, but WITHOUT
; GCC is distributed in the hope that it will be useful, but WITHOUT
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
; License for more details.
; License for more details.
;
;
; You should have received a copy of the GNU General Public License
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; along with GCC; see the file COPYING3.  If not see
; .
; .
mabi=
mabi=
Target RejectNegative Joined
Target RejectNegative Joined
-mabi=ABI       Generate code that conforms to the given ABI
-mabi=ABI       Generate code that conforms to the given ABI
mabicalls
mabicalls
Target Report Mask(ABICALLS)
Target Report Mask(ABICALLS)
Generate code that can be used in SVR4-style dynamic objects
Generate code that can be used in SVR4-style dynamic objects
mad
mad
Target Report Var(TARGET_MAD)
Target Report Var(TARGET_MAD)
Use PMC-style 'mad' instructions
Use PMC-style 'mad' instructions
march=
march=
Target RejectNegative Joined Var(mips_arch_string)
Target RejectNegative Joined Var(mips_arch_string)
-march=ISA      Generate code for the given ISA
-march=ISA      Generate code for the given ISA
mbranch-likely
mbranch-likely
Target Report Mask(BRANCHLIKELY)
Target Report Mask(BRANCHLIKELY)
Use Branch Likely instructions, overriding the architecture default
Use Branch Likely instructions, overriding the architecture default
mcheck-zero-division
mcheck-zero-division
Target Report Mask(CHECK_ZERO_DIV)
Target Report Mask(CHECK_ZERO_DIV)
Trap on integer divide by zero
Trap on integer divide by zero
mdivide-breaks
mdivide-breaks
Target Report RejectNegative Mask(DIVIDE_BREAKS)
Target Report RejectNegative Mask(DIVIDE_BREAKS)
Use branch-and-break sequences to check for integer divide by zero
Use branch-and-break sequences to check for integer divide by zero
mdivide-traps
mdivide-traps
Target Report RejectNegative InverseMask(DIVIDE_BREAKS, DIVIDE_TRAPS)
Target Report RejectNegative InverseMask(DIVIDE_BREAKS, DIVIDE_TRAPS)
Use trap instructions to check for integer divide by zero
Use trap instructions to check for integer divide by zero
mdouble-float
mdouble-float
Target Report RejectNegative InverseMask(SINGLE_FLOAT, DOUBLE_FLOAT)
Target Report RejectNegative InverseMask(SINGLE_FLOAT, DOUBLE_FLOAT)
Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations
Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations
mdsp
mdsp
Target Report Mask(DSP)
Target Report Mask(DSP)
Use MIPS-DSP instructions
Use MIPS-DSP instructions
mdebug
mdebug
Target Var(TARGET_DEBUG_MODE) Undocumented
Target Var(TARGET_DEBUG_MODE) Undocumented
mdebugd
mdebugd
Target Var(TARGET_DEBUG_D_MODE) Undocumented
Target Var(TARGET_DEBUG_D_MODE) Undocumented
meb
meb
Target Report RejectNegative Mask(BIG_ENDIAN)
Target Report RejectNegative Mask(BIG_ENDIAN)
Use big-endian byte order
Use big-endian byte order
mel
mel
Target Report RejectNegative InverseMask(BIG_ENDIAN, LITTLE_ENDIAN)
Target Report RejectNegative InverseMask(BIG_ENDIAN, LITTLE_ENDIAN)
Use little-endian byte order
Use little-endian byte order
membedded-data
membedded-data
Target Report Var(TARGET_EMBEDDED_DATA)
Target Report Var(TARGET_EMBEDDED_DATA)
Use ROM instead of RAM
Use ROM instead of RAM
mexplicit-relocs
mexplicit-relocs
Target Report Mask(EXPLICIT_RELOCS)
Target Report Mask(EXPLICIT_RELOCS)
Use NewABI-style %reloc() assembly operators
Use NewABI-style %reloc() assembly operators
mfix-r4000
mfix-r4000
Target Report Mask(FIX_R4000)
Target Report Mask(FIX_R4000)
Work around certain R4000 errata
Work around certain R4000 errata
mfix-r4400
mfix-r4400
Target Report Mask(FIX_R4400)
Target Report Mask(FIX_R4400)
Work around certain R4400 errata
Work around certain R4400 errata
mfix-sb1
mfix-sb1
Target Report Var(TARGET_FIX_SB1)
Target Report Var(TARGET_FIX_SB1)
Work around errata for early SB-1 revision 2 cores
Work around errata for early SB-1 revision 2 cores
mfix-vr4120
mfix-vr4120
Target Report Var(TARGET_FIX_VR4120)
Target Report Var(TARGET_FIX_VR4120)
Work around certain VR4120 errata
Work around certain VR4120 errata
mfix-vr4130
mfix-vr4130
Target Report Var(TARGET_FIX_VR4130)
Target Report Var(TARGET_FIX_VR4130)
Work around VR4130 mflo/mfhi errata
Work around VR4130 mflo/mfhi errata
mfix4300
mfix4300
Target Report Var(TARGET_4300_MUL_FIX)
Target Report Var(TARGET_4300_MUL_FIX)
Work around an early 4300 hardware bug
Work around an early 4300 hardware bug
mfp-exceptions
mfp-exceptions
Target Report Mask(FP_EXCEPTIONS)
Target Report Mask(FP_EXCEPTIONS)
FP exceptions are enabled
FP exceptions are enabled
mfp32
mfp32
Target Report RejectNegative InverseMask(FLOAT64)
Target Report RejectNegative InverseMask(FLOAT64)
Use 32-bit floating-point registers
Use 32-bit floating-point registers
mfp64
mfp64
Target Report RejectNegative Mask(FLOAT64)
Target Report RejectNegative Mask(FLOAT64)
Use 64-bit floating-point registers
Use 64-bit floating-point registers
mflush-func=
mflush-func=
Target RejectNegative Joined Var(mips_cache_flush_func) Init(CACHE_FLUSH_FUNC)
Target RejectNegative Joined Var(mips_cache_flush_func) Init(CACHE_FLUSH_FUNC)
-mflush-func=FUNC       Use FUNC to flush the cache before calling stack trampolines
-mflush-func=FUNC       Use FUNC to flush the cache before calling stack trampolines
mfused-madd
mfused-madd
Target Report Mask(FUSED_MADD)
Target Report Mask(FUSED_MADD)
Generate floating-point multiply-add instructions
Generate floating-point multiply-add instructions
mgp32
mgp32
Target Report RejectNegative InverseMask(64BIT)
Target Report RejectNegative InverseMask(64BIT)
Use 32-bit general registers
Use 32-bit general registers
mgp64
mgp64
Target Report RejectNegative Mask(64BIT)
Target Report RejectNegative Mask(64BIT)
Use 64-bit general registers
Use 64-bit general registers
mhard-float
mhard-float
Target Report RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)
Target Report RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)
Allow the use of hardware floating-point instructions
Allow the use of hardware floating-point instructions
mips
mips
Target RejectNegative Joined
Target RejectNegative Joined
-mipsN  Generate code for ISA level N
-mipsN  Generate code for ISA level N
mips16
mips16
Target Report RejectNegative Mask(MIPS16)
Target Report RejectNegative Mask(MIPS16)
Generate mips16 code
Generate mips16 code
mips3d
mips3d
Target Report RejectNegative Mask(MIPS3D)
Target Report RejectNegative Mask(MIPS3D)
Use MIPS-3D instructions
Use MIPS-3D instructions
mlong-calls
mlong-calls
Target Report Var(TARGET_LONG_CALLS)
Target Report Var(TARGET_LONG_CALLS)
Use indirect calls
Use indirect calls
mlong32
mlong32
Target Report RejectNegative InverseMask(LONG64, LONG32)
Target Report RejectNegative InverseMask(LONG64, LONG32)
Use a 32-bit long type
Use a 32-bit long type
mlong64
mlong64
Target Report RejectNegative Mask(LONG64)
Target Report RejectNegative Mask(LONG64)
Use a 64-bit long type
Use a 64-bit long type
mmemcpy
mmemcpy
Target Report Var(TARGET_MEMCPY)
Target Report Var(TARGET_MEMCPY)
Don't optimize block moves
Don't optimize block moves
mmips-tfile
mmips-tfile
Target
Target
Use the mips-tfile postpass
Use the mips-tfile postpass
mno-flush-func
mno-flush-func
Target RejectNegative
Target RejectNegative
Do not use a cache-flushing function before calling stack trampolines
Do not use a cache-flushing function before calling stack trampolines
mno-mips16
mno-mips16
Target Report RejectNegative InverseMask(MIPS16)
Target Report RejectNegative InverseMask(MIPS16)
Generate normal-mode code
Generate normal-mode code
mno-mips3d
mno-mips3d
Target Report RejectNegative InverseMask(MIPS3D)
Target Report RejectNegative InverseMask(MIPS3D)
Do not use MIPS-3D instructions
Do not use MIPS-3D instructions
mpaired-single
mpaired-single
Target Report Mask(PAIRED_SINGLE_FLOAT)
Target Report Mask(PAIRED_SINGLE_FLOAT)
Use paired-single floating-point instructions
Use paired-single floating-point instructions
mshared
mshared
Target Report Var(TARGET_SHARED) Init(1)
Target Report Var(TARGET_SHARED) Init(1)
When generating -mabicalls code, make the code suitable for use in shared libraries
When generating -mabicalls code, make the code suitable for use in shared libraries
msingle-float
msingle-float
Target Report RejectNegative Mask(SINGLE_FLOAT)
Target Report RejectNegative Mask(SINGLE_FLOAT)
Restrict the use of hardware floating-point instructions to 32-bit operations
Restrict the use of hardware floating-point instructions to 32-bit operations
msoft-float
msoft-float
Target Report RejectNegative Mask(SOFT_FLOAT)
Target Report RejectNegative Mask(SOFT_FLOAT)
Prevent the use of all hardware floating-point instructions
Prevent the use of all hardware floating-point instructions
msplit-addresses
msplit-addresses
Target Report Mask(SPLIT_ADDRESSES)
Target Report Mask(SPLIT_ADDRESSES)
Optimize lui/addiu address loads
Optimize lui/addiu address loads
msym32
msym32
Target Report Var(TARGET_SYM32)
Target Report Var(TARGET_SYM32)
Assume all symbols have 32-bit values
Assume all symbols have 32-bit values
mtune=
mtune=
Target RejectNegative Joined Var(mips_tune_string)
Target RejectNegative Joined Var(mips_tune_string)
-mtune=PROCESSOR        Optimize the output for PROCESSOR
-mtune=PROCESSOR        Optimize the output for PROCESSOR
muninit-const-in-rodata
muninit-const-in-rodata
Target Report Var(TARGET_UNINIT_CONST_IN_RODATA)
Target Report Var(TARGET_UNINIT_CONST_IN_RODATA)
Put uninitialized constants in ROM (needs -membedded-data)
Put uninitialized constants in ROM (needs -membedded-data)
mvr4130-align
mvr4130-align
Target Report Mask(VR4130_ALIGN)
Target Report Mask(VR4130_ALIGN)
Perform VR4130-specific alignment optimizations
Perform VR4130-specific alignment optimizations
mxgot
mxgot
Target Report Var(TARGET_XGOT)
Target Report Var(TARGET_XGOT)
Lift restrictions on GOT size
Lift restrictions on GOT size
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.