OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [rs6000/] [rs6000-modes.def] - Diff between revs 154 and 816

Only display areas with differences | Details | Blame | View Log

Rev 154 Rev 816
/* Definitions of target machine for GNU compiler, for IBM RS/6000.
/* Definitions of target machine for GNU compiler, for IBM RS/6000.
   Copyright (C) 2002, 2003, 2004, 2007 Free Software Foundation, Inc.
   Copyright (C) 2002, 2003, 2004, 2007 Free Software Foundation, Inc.
   Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)
   Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)
   This file is part of GCC.
   This file is part of GCC.
   GCC is free software; you can redistribute it and/or modify it
   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published
   under the terms of the GNU General Public License as published
   by the Free Software Foundation; either version 3, or (at your
   by the Free Software Foundation; either version 3, or (at your
   option) any later version.
   option) any later version.
   GCC is distributed in the hope that it will be useful, but WITHOUT
   GCC is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
   License for more details.
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   along with GCC; see the file COPYING3.  If not see
   .  */
   .  */
/* 128-bit floating point.  ABI_V4 uses IEEE quad, AIX/Darwin
/* 128-bit floating point.  ABI_V4 uses IEEE quad, AIX/Darwin
   adjust this in rs6000_override_options.  */
   adjust this in rs6000_override_options.  */
FLOAT_MODE (TF, 16, ieee_quad_format);
FLOAT_MODE (TF, 16, ieee_quad_format);
/* PSImode is used for the XER register.  The XER register
/* PSImode is used for the XER register.  The XER register
   is not used for anything; perhaps it should be deleted,
   is not used for anything; perhaps it should be deleted,
   except that that would change register numbers.  */
   except that that would change register numbers.  */
PARTIAL_INT_MODE (SI);
PARTIAL_INT_MODE (SI);
/* Add any extra modes needed to represent the condition code.
/* Add any extra modes needed to represent the condition code.
   For the RS/6000, we need separate modes when unsigned (logical) comparisons
   For the RS/6000, we need separate modes when unsigned (logical) comparisons
   are being done and we need a separate mode for floating-point.  We also
   are being done and we need a separate mode for floating-point.  We also
   use a mode for the case when we are comparing the results of two
   use a mode for the case when we are comparing the results of two
   comparisons, as then only the EQ bit is valid in the register.  */
   comparisons, as then only the EQ bit is valid in the register.  */
CC_MODE (CCUNS);
CC_MODE (CCUNS);
CC_MODE (CCFP);
CC_MODE (CCFP);
CC_MODE (CCEQ);
CC_MODE (CCEQ);
/* Vector modes.  */
/* Vector modes.  */
VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI */
VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI */
VECTOR_MODES (INT, 16);       /* V16QI V8HI V4SI V2DI */
VECTOR_MODES (INT, 16);       /* V16QI V8HI V4SI V2DI */
VECTOR_MODE (INT, DI, 1);
VECTOR_MODE (INT, DI, 1);
VECTOR_MODES (FLOAT, 8);      /*            V4HF V2SF */
VECTOR_MODES (FLOAT, 8);      /*            V4HF V2SF */
VECTOR_MODES (FLOAT, 16);     /*       V8HF V4SF V2DF */
VECTOR_MODES (FLOAT, 16);     /*       V8HF V4SF V2DF */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.