OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [rs6000/] [rs6000.opt] - Diff between revs 154 and 816

Only display areas with differences | Details | Blame | View Log

Rev 154 Rev 816
; Options for the rs6000 port of the compiler
; Options for the rs6000 port of the compiler
;
;
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
; Contributed by Aldy Hernandez .
; Contributed by Aldy Hernandez .
;
;
; This file is part of GCC.
; This file is part of GCC.
;
;
; GCC is free software; you can redistribute it and/or modify it under
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; Software Foundation; either version 3, or (at your option) any later
; version.
; version.
;
;
; GCC is distributed in the hope that it will be useful, but WITHOUT
; GCC is distributed in the hope that it will be useful, but WITHOUT
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
; License for more details.
; License for more details.
;
;
; You should have received a copy of the GNU General Public License
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; along with GCC; see the file COPYING3.  If not see
; .
; .
mpower
mpower
Target Report RejectNegative Mask(POWER)
Target Report RejectNegative Mask(POWER)
Use POWER instruction set
Use POWER instruction set
mno-power
mno-power
Target Report RejectNegative
Target Report RejectNegative
Do not use POWER instruction set
Do not use POWER instruction set
mpower2
mpower2
Target Report Mask(POWER2)
Target Report Mask(POWER2)
Use POWER2 instruction set
Use POWER2 instruction set
mpowerpc
mpowerpc
Target Report RejectNegative Mask(POWERPC)
Target Report RejectNegative Mask(POWERPC)
Use PowerPC instruction set
Use PowerPC instruction set
mno-powerpc
mno-powerpc
Target Report RejectNegative
Target Report RejectNegative
Do not use PowerPC instruction set
Do not use PowerPC instruction set
mpowerpc64
mpowerpc64
Target Report Mask(POWERPC64)
Target Report Mask(POWERPC64)
Use PowerPC-64 instruction set
Use PowerPC-64 instruction set
mpowerpc-gpopt
mpowerpc-gpopt
Target Report Mask(PPC_GPOPT)
Target Report Mask(PPC_GPOPT)
Use PowerPC General Purpose group optional instructions
Use PowerPC General Purpose group optional instructions
mpowerpc-gfxopt
mpowerpc-gfxopt
Target Report Mask(PPC_GFXOPT)
Target Report Mask(PPC_GFXOPT)
Use PowerPC Graphics group optional instructions
Use PowerPC Graphics group optional instructions
mmfcrf
mmfcrf
Target Report Mask(MFCRF)
Target Report Mask(MFCRF)
Use PowerPC V2.01 single field mfcr instruction
Use PowerPC V2.01 single field mfcr instruction
mpopcntb
mpopcntb
Target Report Mask(POPCNTB)
Target Report Mask(POPCNTB)
Use PowerPC V2.02 popcntb instruction
Use PowerPC V2.02 popcntb instruction
mfprnd
mfprnd
Target Report Mask(FPRND)
Target Report Mask(FPRND)
Use PowerPC V2.02 floating point rounding instructions
Use PowerPC V2.02 floating point rounding instructions
maltivec
maltivec
Target Report Mask(ALTIVEC)
Target Report Mask(ALTIVEC)
Use AltiVec instructions
Use AltiVec instructions
mmulhw
mmulhw
Target Report Mask(MULHW)
Target Report Mask(MULHW)
Use 4xx half-word multiply instructions
Use 4xx half-word multiply instructions
mdlmzb
mdlmzb
Target Report Mask(DLMZB)
Target Report Mask(DLMZB)
Use 4xx string-search dlmzb instruction
Use 4xx string-search dlmzb instruction
mmultiple
mmultiple
Target Report Mask(MULTIPLE)
Target Report Mask(MULTIPLE)
Generate load/store multiple instructions
Generate load/store multiple instructions
mstring
mstring
Target Report Mask(STRING)
Target Report Mask(STRING)
Generate string instructions for block moves
Generate string instructions for block moves
mnew-mnemonics
mnew-mnemonics
Target Report RejectNegative Mask(NEW_MNEMONICS)
Target Report RejectNegative Mask(NEW_MNEMONICS)
Use new mnemonics for PowerPC architecture
Use new mnemonics for PowerPC architecture
mold-mnemonics
mold-mnemonics
Target Report RejectNegative InverseMask(NEW_MNEMONICS)
Target Report RejectNegative InverseMask(NEW_MNEMONICS)
Use old mnemonics for PowerPC architecture
Use old mnemonics for PowerPC architecture
msoft-float
msoft-float
Target Report RejectNegative Mask(SOFT_FLOAT)
Target Report RejectNegative Mask(SOFT_FLOAT)
Do not use hardware floating point
Do not use hardware floating point
mhard-float
mhard-float
Target Report RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)
Target Report RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)
Use hardware floating point
Use hardware floating point
mno-update
mno-update
Target Report RejectNegative Mask(NO_UPDATE)
Target Report RejectNegative Mask(NO_UPDATE)
Do not generate load/store with update instructions
Do not generate load/store with update instructions
mupdate
mupdate
Target Report RejectNegative InverseMask(NO_UPDATE, UPDATE)
Target Report RejectNegative InverseMask(NO_UPDATE, UPDATE)
Generate load/store with update instructions
Generate load/store with update instructions
mno-fused-madd
mno-fused-madd
Target Report RejectNegative Mask(NO_FUSED_MADD)
Target Report RejectNegative Mask(NO_FUSED_MADD)
Do not generate fused multiply/add instructions
Do not generate fused multiply/add instructions
mfused-madd
mfused-madd
Target Report RejectNegative InverseMask(NO_FUSED_MADD, FUSED_MADD)
Target Report RejectNegative InverseMask(NO_FUSED_MADD, FUSED_MADD)
Generate fused multiply/add instructions
Generate fused multiply/add instructions
msched-prolog
msched-prolog
Target Report Var(TARGET_SCHED_PROLOG) Init(1)
Target Report Var(TARGET_SCHED_PROLOG) Init(1)
Schedule the start and end of the procedure
Schedule the start and end of the procedure
msched-epilog
msched-epilog
Target Undocumented Var(TARGET_SCHED_PROLOG) VarExists
Target Undocumented Var(TARGET_SCHED_PROLOG) VarExists
maix-struct-return
maix-struct-return
Target Report RejectNegative Var(aix_struct_return)
Target Report RejectNegative Var(aix_struct_return)
Return all structures in memory (AIX default)
Return all structures in memory (AIX default)
msvr4-struct-return
msvr4-struct-return
Target Report RejectNegative Var(aix_struct_return,0) VarExists
Target Report RejectNegative Var(aix_struct_return,0) VarExists
Return small structures in registers (SVR4 default)
Return small structures in registers (SVR4 default)
mxl-compat
mxl-compat
Target Report Var(TARGET_XL_COMPAT)
Target Report Var(TARGET_XL_COMPAT)
Conform more closely to IBM XLC semantics
Conform more closely to IBM XLC semantics
mswdiv
mswdiv
Target Report Var(swdiv)
Target Report Var(swdiv)
Generate software floating point divide for better throughput
Generate software floating point divide for better throughput
mno-fp-in-toc
mno-fp-in-toc
Target Report RejectNegative Var(TARGET_NO_FP_IN_TOC)
Target Report RejectNegative Var(TARGET_NO_FP_IN_TOC)
Do not place floating point constants in TOC
Do not place floating point constants in TOC
mfp-in-toc
mfp-in-toc
Target Report RejectNegative Var(TARGET_NO_FP_IN_TOC,0)
Target Report RejectNegative Var(TARGET_NO_FP_IN_TOC,0)
Place floating point constants in TOC
Place floating point constants in TOC
mno-sum-in-toc
mno-sum-in-toc
Target RejectNegative Var(TARGET_NO_SUM_IN_TOC)
Target RejectNegative Var(TARGET_NO_SUM_IN_TOC)
Do not place symbol+offset constants in TOC
Do not place symbol+offset constants in TOC
msum-in-toc
msum-in-toc
Target RejectNegative Var(TARGET_NO_SUM_IN_TOC,0) VarExists
Target RejectNegative Var(TARGET_NO_SUM_IN_TOC,0) VarExists
Place symbol+offset constants in TOC
Place symbol+offset constants in TOC
;  Output only one TOC entry per module.  Normally linking fails if
;  Output only one TOC entry per module.  Normally linking fails if
;   there are more than 16K unique variables/constants in an executable.  With
;   there are more than 16K unique variables/constants in an executable.  With
;   this option, linking fails only if there are more than 16K modules, or
;   this option, linking fails only if there are more than 16K modules, or
;   if there are more than 16K unique variables/constant in a single module.
;   if there are more than 16K unique variables/constant in a single module.
;
;
;   This is at the cost of having 2 extra loads and one extra store per
;   This is at the cost of having 2 extra loads and one extra store per
;   function, and one less allocable register.
;   function, and one less allocable register.
mminimal-toc
mminimal-toc
Target Report Mask(MINIMAL_TOC)
Target Report Mask(MINIMAL_TOC)
Use only one TOC entry per procedure
Use only one TOC entry per procedure
mfull-toc
mfull-toc
Target Report
Target Report
Put everything in the regular TOC
Put everything in the regular TOC
mvrsave
mvrsave
Target Report Var(TARGET_ALTIVEC_VRSAVE)
Target Report Var(TARGET_ALTIVEC_VRSAVE)
Generate VRSAVE instructions when generating AltiVec code
Generate VRSAVE instructions when generating AltiVec code
mvrsave=
mvrsave=
Target RejectNegative Joined
Target RejectNegative Joined
-mvrsave=yes/no Deprecated option.  Use -mvrsave/-mno-vrsave instead
-mvrsave=yes/no Deprecated option.  Use -mvrsave/-mno-vrsave instead
misel
misel
Target Var(rs6000_isel)
Target Var(rs6000_isel)
Generate isel instructions
Generate isel instructions
misel=
misel=
Target RejectNegative Joined
Target RejectNegative Joined
-misel=yes/no   Deprecated option.  Use -misel/-mno-isel instead
-misel=yes/no   Deprecated option.  Use -misel/-mno-isel instead
mspe
mspe
Target Var(rs6000_spe)
Target Var(rs6000_spe)
Generate SPE SIMD instructions on E500
Generate SPE SIMD instructions on E500
mspe=
mspe=
Target RejectNegative Joined
Target RejectNegative Joined
-mspe=yes/no    Deprecated option.  Use -mspe/-mno-spe instead
-mspe=yes/no    Deprecated option.  Use -mspe/-mno-spe instead
mdebug=
mdebug=
Target RejectNegative Joined
Target RejectNegative Joined
-mdebug=        Enable debug output
-mdebug=        Enable debug output
mabi=
mabi=
Target RejectNegative Joined
Target RejectNegative Joined
-mabi=  Specify ABI to use
-mabi=  Specify ABI to use
mcpu=
mcpu=
Target RejectNegative Joined
Target RejectNegative Joined
-mcpu=  Use features of and schedule code for given CPU
-mcpu=  Use features of and schedule code for given CPU
mtune=
mtune=
Target RejectNegative Joined
Target RejectNegative Joined
-mtune= Schedule code for given CPU
-mtune= Schedule code for given CPU
mtraceback=
mtraceback=
Target RejectNegative Joined
Target RejectNegative Joined
-mtraceback=    Select full, part, or no traceback table
-mtraceback=    Select full, part, or no traceback table
mlongcall
mlongcall
Target Report Var(rs6000_default_long_calls)
Target Report Var(rs6000_default_long_calls)
Avoid all range limits on call instructions
Avoid all range limits on call instructions
mwarn-altivec-long
mwarn-altivec-long
Target Var(rs6000_warn_altivec_long) Init(1)
Target Var(rs6000_warn_altivec_long) Init(1)
Warn about deprecated 'vector long ...' AltiVec type usage
Warn about deprecated 'vector long ...' AltiVec type usage
mfloat-gprs=
mfloat-gprs=
Target RejectNegative Joined
Target RejectNegative Joined
-mfloat-gprs=   Select GPR floating point method
-mfloat-gprs=   Select GPR floating point method
mlong-double-
mlong-double-
Target RejectNegative Joined UInteger
Target RejectNegative Joined UInteger
-mlong-double-  Specify size of long double (64 or 128 bits)
-mlong-double-  Specify size of long double (64 or 128 bits)
msched-costly-dep=
msched-costly-dep=
Target RejectNegative Joined
Target RejectNegative Joined
Determine which dependences between insns are considered costly
Determine which dependences between insns are considered costly
minsert-sched-nops=
minsert-sched-nops=
Target RejectNegative Joined
Target RejectNegative Joined
Specify which post scheduling nop insertion scheme to apply
Specify which post scheduling nop insertion scheme to apply
malign-
malign-
Target RejectNegative Joined
Target RejectNegative Joined
Specify alignment of structure fields default/natural
Specify alignment of structure fields default/natural
mprioritize-restricted-insns=
mprioritize-restricted-insns=
Target RejectNegative Joined UInteger Var(rs6000_sched_restricted_insns_priority)
Target RejectNegative Joined UInteger Var(rs6000_sched_restricted_insns_priority)
Specify scheduling priority for dispatch slot restricted insns
Specify scheduling priority for dispatch slot restricted insns
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.