OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [mode-classes.def] - Diff between revs 154 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 154 Rev 816
/* Machine mode class definitions for GCC.
/* Machine mode class definitions for GCC.
   Copyright (C) 2003, 2007
   Copyright (C) 2003, 2007
   Free Software Foundation, Inc.
   Free Software Foundation, Inc.
This file is part of GCC.
This file is part of GCC.
GCC is free software; you can redistribute it and/or modify it under
GCC is free software; you can redistribute it and/or modify it under
the terms of the GNU General Public License as published by the Free
the terms of the GNU General Public License as published by the Free
Software Foundation; either version 3, or (at your option) any later
Software Foundation; either version 3, or (at your option) any later
version.
version.
GCC is distributed in the hope that it will be useful, but WITHOUT ANY
GCC is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or
WARRANTY; without even the implied warranty of MERCHANTABILITY or
FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
for more details.
for more details.
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
along with GCC; see the file COPYING3.  If not see
.  */
.  */
#define MODE_CLASSES                                                       \
#define MODE_CLASSES                                                       \
  DEF_MODE_CLASS (MODE_RANDOM),         /* other */                        \
  DEF_MODE_CLASS (MODE_RANDOM),         /* other */                        \
  DEF_MODE_CLASS (MODE_CC),             /* condition code in a register */ \
  DEF_MODE_CLASS (MODE_CC),             /* condition code in a register */ \
  DEF_MODE_CLASS (MODE_INT),            /* integer */                      \
  DEF_MODE_CLASS (MODE_INT),            /* integer */                      \
  DEF_MODE_CLASS (MODE_PARTIAL_INT),    /* integer with padding bits */    \
  DEF_MODE_CLASS (MODE_PARTIAL_INT),    /* integer with padding bits */    \
  DEF_MODE_CLASS (MODE_FLOAT),          /* floating point */               \
  DEF_MODE_CLASS (MODE_FLOAT),          /* floating point */               \
  DEF_MODE_CLASS (MODE_DECIMAL_FLOAT),  /* decimal floating point */       \
  DEF_MODE_CLASS (MODE_DECIMAL_FLOAT),  /* decimal floating point */       \
  DEF_MODE_CLASS (MODE_COMPLEX_INT),    /* complex numbers */              \
  DEF_MODE_CLASS (MODE_COMPLEX_INT),    /* complex numbers */              \
  DEF_MODE_CLASS (MODE_COMPLEX_FLOAT),                                     \
  DEF_MODE_CLASS (MODE_COMPLEX_FLOAT),                                     \
  DEF_MODE_CLASS (MODE_VECTOR_INT),     /* SIMD vectors */                 \
  DEF_MODE_CLASS (MODE_VECTOR_INT),     /* SIMD vectors */                 \
  DEF_MODE_CLASS (MODE_VECTOR_FLOAT)
  DEF_MODE_CLASS (MODE_VECTOR_FLOAT)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.