URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 154 |
Rev 816 |
// { dg-do compile }
|
// { dg-do compile }
|
// { dg-options "-O2" }
|
// { dg-options "-O2" }
|
|
|
typedef unsigned long T;
|
typedef unsigned long T;
|
typedef volatile T* const hwreg_t;
|
typedef volatile T* const hwreg_t;
|
struct RegisterLayout
|
struct RegisterLayout
|
{
|
{
|
T intmask;
|
T intmask;
|
};
|
};
|
struct Controller_t
|
struct Controller_t
|
{
|
{
|
Controller_t();
|
Controller_t();
|
inline void
|
inline void
|
disableInterrupt()
|
disableInterrupt()
|
{
|
{
|
*mpMaskRegister = 0;
|
*mpMaskRegister = 0;
|
};
|
};
|
static hwreg_t mpMaskRegister;
|
static hwreg_t mpMaskRegister;
|
};
|
};
|
|
|
extern char SimulatedRegisters[];
|
extern char SimulatedRegisters[];
|
|
|
hwreg_t Controller_t::mpMaskRegister
|
hwreg_t Controller_t::mpMaskRegister
|
= &(reinterpret_cast(SimulatedRegisters))->intmask;
|
= &(reinterpret_cast(SimulatedRegisters))->intmask;
|
|
|
Controller_t::Controller_t()
|
Controller_t::Controller_t()
|
{
|
{
|
disableInterrupt();
|
disableInterrupt();
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.