URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 154 |
Rev 816 |
// { dg-do run }
|
// { dg-do run }
|
// GROUPS passed ARM-compliance
|
// GROUPS passed ARM-compliance
|
// arm file
|
// arm file
|
// Message-Id: <9212072127.AA24243@us-es.sel.de>
|
// Message-Id: <9212072127.AA24243@us-es.sel.de>
|
// From: dcb@us-es.sel.de
|
// From: dcb@us-es.sel.de
|
// Subject: page 78 of the ARM
|
// Subject: page 78 of the ARM
|
// Date: Mon, 7 Dec 92 22:27:09 +0100
|
// Date: Mon, 7 Dec 92 22:27:09 +0100
|
|
|
extern "C" int printf( const char *, ...);
|
extern "C" int printf( const char *, ...);
|
|
|
int & max( int & a, int & b) {
|
int & max( int & a, int & b) {
|
return (a < b) ? b : a;
|
return (a < b) ? b : a;
|
}
|
}
|
|
|
int main( void) {
|
int main( void) {
|
int a = 1;
|
int a = 1;
|
int b = 2;
|
int b = 2;
|
int & c = max( a, b);
|
int & c = max( a, b);
|
|
|
if (&c == &b)
|
if (&c == &b)
|
printf( "PASS\n");
|
printf( "PASS\n");
|
else
|
else
|
{ printf( "FAIL\n"); return 1; }
|
{ printf( "FAIL\n"); return 1; }
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.