URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [frv/] [fr450-builtins-6.c] - Diff between revs 154 and 816

Rev 154	Rev 816
`/* Test a situation in which an M5 instruction (mrdacc) and M4 instruction`	`/* Test a situation in which an M5 instruction (mrdacc) and M4 instruction`
`(mqmulhu) can be issued together. */`	`(mqmulhu) can be issued together. */`
`/* { dg-options "-mcpu=fr450" } */`	`/* { dg-options "-mcpu=fr450" } */`
`/* { dg-do run } */`	`/* { dg-do run } */`
`extern void abort (void);`	`extern void abort (void);`
`extern void exit (int);`	`extern void exit (int);`

`int`	`int`
`main ()`	`main ()`
`{`	`{`
`__MQMULHU (0, 0x0011002200330044ULL, 0x0002000300040001ULL);`	`__MQMULHU (0, 0x0011002200330044ULL, 0x0002000300040001ULL);`
`__MQMULHU (8, 0x0100020003000400ULL, 0x0001000200030004ULL);`	`__MQMULHU (8, 0x0100020003000400ULL, 0x0001000200030004ULL);`

`/* 0x22 + 0x66 + 0xcc + 0x44 = 0x198 */`	`/* 0x22 + 0x66 + 0xcc + 0x44 = 0x198 */`
`/* 0x100 + 0x400 + 0x900 + 0x1000 = 0x1e00 */`	`/* 0x100 + 0x400 + 0x900 + 0x1000 = 0x1e00 */`
`if (__MRDACC (0) + __MRDACC (1)`	`if (__MRDACC (0) + __MRDACC (1)`
`+ __MRDACC (2) + __MRDACC (3)`	`+ __MRDACC (2) + __MRDACC (3)`
`+ __MRDACC (8) + __MRDACC (9)`	`+ __MRDACC (8) + __MRDACC (9)`
`+ __MRDACC (10) + __MRDACC (11) != 0x1f98)`	`+ __MRDACC (10) + __MRDACC (11) != 0x1f98)`
`abort ();`	`abort ();`

`exit (0);`	`exit (0);`
`}`	`}`