URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [405-machhwu-1.c] - Diff between revs 154 and 816

Rev 154	Rev 816
`/* Test generation of machhwu on 405. */`	`/* Test generation of machhwu on 405. */`
`/* Origin: Joseph Myers <joseph@codesourcery.com> */`	`/* Origin: Joseph Myers <joseph@codesourcery.com> */`
`/* { dg-do compile } */`	`/* { dg-do compile } */`
`/* { dg-require-effective-target ilp32 } */`	`/* { dg-require-effective-target ilp32 } */`
`/* { dg-options "-O2 -mcpu=405" } */`	`/* { dg-options "-O2 -mcpu=405" } */`

`/* { dg-final { scan-assembler "machhwu " } } */`	`/* { dg-final { scan-assembler "machhwu " } } */`

`unsigned int`	`unsigned int`
`f(unsigned int a, unsigned int b, unsigned int c)`	`f(unsigned int a, unsigned int b, unsigned int c)`
`{`	`{`
`a += (b >> 16) * (c >> 16);`	`a += (b >> 16) * (c >> 16);`
`return a;`	`return a;`
`}`	`}`