/* Common target dependent code for GDB on ARM systems.
|
/* Common target dependent code for GDB on ARM systems.
|
Copyright (C) 2002, 2003, 2007, 2008 Free Software Foundation, Inc.
|
Copyright (C) 2002, 2003, 2007, 2008 Free Software Foundation, Inc.
|
|
|
This file is part of GDB.
|
This file is part of GDB.
|
|
|
This program is free software; you can redistribute it and/or modify
|
This program is free software; you can redistribute it and/or modify
|
it under the terms of the GNU General Public License as published by
|
it under the terms of the GNU General Public License as published by
|
the Free Software Foundation; either version 3 of the License, or
|
the Free Software Foundation; either version 3 of the License, or
|
(at your option) any later version.
|
(at your option) any later version.
|
|
|
This program is distributed in the hope that it will be useful,
|
This program is distributed in the hope that it will be useful,
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
GNU General Public License for more details.
|
GNU General Public License for more details.
|
|
|
You should have received a copy of the GNU General Public License
|
You should have received a copy of the GNU General Public License
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
#ifndef ARM_TDEP_H
|
#ifndef ARM_TDEP_H
|
#define ARM_TDEP_H
|
#define ARM_TDEP_H
|
|
|
/* Forward declarations. */
|
/* Forward declarations. */
|
struct gdbarch;
|
struct gdbarch;
|
struct regset;
|
struct regset;
|
|
|
/* Register numbers of various important registers. */
|
/* Register numbers of various important registers. */
|
|
|
enum gdb_regnum {
|
enum gdb_regnum {
|
ARM_A1_REGNUM = 0, /* first integer-like argument */
|
ARM_A1_REGNUM = 0, /* first integer-like argument */
|
ARM_A4_REGNUM = 3, /* last integer-like argument */
|
ARM_A4_REGNUM = 3, /* last integer-like argument */
|
ARM_AP_REGNUM = 11,
|
ARM_AP_REGNUM = 11,
|
ARM_IP_REGNUM = 12,
|
ARM_IP_REGNUM = 12,
|
ARM_SP_REGNUM = 13, /* Contains address of top of stack */
|
ARM_SP_REGNUM = 13, /* Contains address of top of stack */
|
ARM_LR_REGNUM = 14, /* address to return to from a function call */
|
ARM_LR_REGNUM = 14, /* address to return to from a function call */
|
ARM_PC_REGNUM = 15, /* Contains program counter */
|
ARM_PC_REGNUM = 15, /* Contains program counter */
|
ARM_F0_REGNUM = 16, /* first floating point register */
|
ARM_F0_REGNUM = 16, /* first floating point register */
|
ARM_F3_REGNUM = 19, /* last floating point argument register */
|
ARM_F3_REGNUM = 19, /* last floating point argument register */
|
ARM_F7_REGNUM = 23, /* last floating point register */
|
ARM_F7_REGNUM = 23, /* last floating point register */
|
ARM_FPS_REGNUM = 24, /* floating point status register */
|
ARM_FPS_REGNUM = 24, /* floating point status register */
|
ARM_PS_REGNUM = 25, /* Contains processor status */
|
ARM_PS_REGNUM = 25, /* Contains processor status */
|
ARM_WR0_REGNUM, /* WMMX data registers. */
|
ARM_WR0_REGNUM, /* WMMX data registers. */
|
ARM_WR15_REGNUM = ARM_WR0_REGNUM + 15,
|
ARM_WR15_REGNUM = ARM_WR0_REGNUM + 15,
|
ARM_WC0_REGNUM, /* WMMX control registers. */
|
ARM_WC0_REGNUM, /* WMMX control registers. */
|
ARM_WCSSF_REGNUM = ARM_WC0_REGNUM + 2,
|
ARM_WCSSF_REGNUM = ARM_WC0_REGNUM + 2,
|
ARM_WCASF_REGNUM = ARM_WC0_REGNUM + 3,
|
ARM_WCASF_REGNUM = ARM_WC0_REGNUM + 3,
|
ARM_WC7_REGNUM = ARM_WC0_REGNUM + 7,
|
ARM_WC7_REGNUM = ARM_WC0_REGNUM + 7,
|
ARM_WCGR0_REGNUM, /* WMMX general purpose registers. */
|
ARM_WCGR0_REGNUM, /* WMMX general purpose registers. */
|
ARM_WCGR3_REGNUM = ARM_WCGR0_REGNUM + 3,
|
ARM_WCGR3_REGNUM = ARM_WCGR0_REGNUM + 3,
|
ARM_WCGR7_REGNUM = ARM_WCGR0_REGNUM + 7,
|
ARM_WCGR7_REGNUM = ARM_WCGR0_REGNUM + 7,
|
|
|
ARM_NUM_REGS,
|
ARM_NUM_REGS,
|
|
|
/* Other useful registers. */
|
/* Other useful registers. */
|
ARM_FP_REGNUM = 11, /* Frame register in ARM code, if used. */
|
ARM_FP_REGNUM = 11, /* Frame register in ARM code, if used. */
|
THUMB_FP_REGNUM = 7, /* Frame register in Thumb code, if used. */
|
THUMB_FP_REGNUM = 7, /* Frame register in Thumb code, if used. */
|
ARM_NUM_ARG_REGS = 4,
|
ARM_NUM_ARG_REGS = 4,
|
ARM_LAST_ARG_REGNUM = ARM_A4_REGNUM,
|
ARM_LAST_ARG_REGNUM = ARM_A4_REGNUM,
|
ARM_NUM_FP_ARG_REGS = 4,
|
ARM_NUM_FP_ARG_REGS = 4,
|
ARM_LAST_FP_ARG_REGNUM = ARM_F3_REGNUM
|
ARM_LAST_FP_ARG_REGNUM = ARM_F3_REGNUM
|
};
|
};
|
|
|
/* Size of integer registers. */
|
/* Size of integer registers. */
|
#define INT_REGISTER_SIZE 4
|
#define INT_REGISTER_SIZE 4
|
|
|
/* Say how long FP registers are. Used for documentation purposes and
|
/* Say how long FP registers are. Used for documentation purposes and
|
code readability in this header. IEEE extended doubles are 80
|
code readability in this header. IEEE extended doubles are 80
|
bits. DWORD aligned they use 96 bits. */
|
bits. DWORD aligned they use 96 bits. */
|
#define FP_REGISTER_SIZE 12
|
#define FP_REGISTER_SIZE 12
|
|
|
/* Status registers are the same size as general purpose registers.
|
/* Status registers are the same size as general purpose registers.
|
Used for documentation purposes and code readability in this
|
Used for documentation purposes and code readability in this
|
header. */
|
header. */
|
#define STATUS_REGISTER_SIZE 4
|
#define STATUS_REGISTER_SIZE 4
|
|
|
/* Number of machine registers. The only define actually required
|
/* Number of machine registers. The only define actually required
|
is gdbarch_num_regs. The other definitions are used for documentation
|
is gdbarch_num_regs. The other definitions are used for documentation
|
purposes and code readability. */
|
purposes and code readability. */
|
/* For 26 bit ARM code, a fake copy of the PC is placed in register 25 (PS)
|
/* For 26 bit ARM code, a fake copy of the PC is placed in register 25 (PS)
|
(and called PS for processor status) so the status bits can be cleared
|
(and called PS for processor status) so the status bits can be cleared
|
from the PC (register 15). For 32 bit ARM code, a copy of CPSR is placed
|
from the PC (register 15). For 32 bit ARM code, a copy of CPSR is placed
|
in PS. */
|
in PS. */
|
#define NUM_FREGS 8 /* Number of floating point registers. */
|
#define NUM_FREGS 8 /* Number of floating point registers. */
|
#define NUM_SREGS 2 /* Number of status registers. */
|
#define NUM_SREGS 2 /* Number of status registers. */
|
#define NUM_GREGS 16 /* Number of general purpose registers. */
|
#define NUM_GREGS 16 /* Number of general purpose registers. */
|
|
|
|
|
/* Instruction condition field values. */
|
/* Instruction condition field values. */
|
#define INST_EQ 0x0
|
#define INST_EQ 0x0
|
#define INST_NE 0x1
|
#define INST_NE 0x1
|
#define INST_CS 0x2
|
#define INST_CS 0x2
|
#define INST_CC 0x3
|
#define INST_CC 0x3
|
#define INST_MI 0x4
|
#define INST_MI 0x4
|
#define INST_PL 0x5
|
#define INST_PL 0x5
|
#define INST_VS 0x6
|
#define INST_VS 0x6
|
#define INST_VC 0x7
|
#define INST_VC 0x7
|
#define INST_HI 0x8
|
#define INST_HI 0x8
|
#define INST_LS 0x9
|
#define INST_LS 0x9
|
#define INST_GE 0xa
|
#define INST_GE 0xa
|
#define INST_LT 0xb
|
#define INST_LT 0xb
|
#define INST_GT 0xc
|
#define INST_GT 0xc
|
#define INST_LE 0xd
|
#define INST_LE 0xd
|
#define INST_AL 0xe
|
#define INST_AL 0xe
|
#define INST_NV 0xf
|
#define INST_NV 0xf
|
|
|
#define FLAG_N 0x80000000
|
#define FLAG_N 0x80000000
|
#define FLAG_Z 0x40000000
|
#define FLAG_Z 0x40000000
|
#define FLAG_C 0x20000000
|
#define FLAG_C 0x20000000
|
#define FLAG_V 0x10000000
|
#define FLAG_V 0x10000000
|
|
|
/* Type of floating-point code in use by inferior. There are really 3 models
|
/* Type of floating-point code in use by inferior. There are really 3 models
|
that are traditionally supported (plus the endianness issue), but gcc can
|
that are traditionally supported (plus the endianness issue), but gcc can
|
only generate 2 of those. The third is APCS_FLOAT, where arguments to
|
only generate 2 of those. The third is APCS_FLOAT, where arguments to
|
functions are passed in floating-point registers.
|
functions are passed in floating-point registers.
|
|
|
In addition to the traditional models, VFP adds two more.
|
In addition to the traditional models, VFP adds two more.
|
|
|
If you update this enum, don't forget to update fp_model_strings in
|
If you update this enum, don't forget to update fp_model_strings in
|
arm-tdep.c. */
|
arm-tdep.c. */
|
|
|
enum arm_float_model
|
enum arm_float_model
|
{
|
{
|
ARM_FLOAT_AUTO, /* Automatic detection. Do not set in tdep. */
|
ARM_FLOAT_AUTO, /* Automatic detection. Do not set in tdep. */
|
ARM_FLOAT_SOFT_FPA, /* Traditional soft-float (mixed-endian on LE ARM). */
|
ARM_FLOAT_SOFT_FPA, /* Traditional soft-float (mixed-endian on LE ARM). */
|
ARM_FLOAT_FPA, /* FPA co-processor. GCC calling convention. */
|
ARM_FLOAT_FPA, /* FPA co-processor. GCC calling convention. */
|
ARM_FLOAT_SOFT_VFP, /* Soft-float with pure-endian doubles. */
|
ARM_FLOAT_SOFT_VFP, /* Soft-float with pure-endian doubles. */
|
ARM_FLOAT_VFP, /* Full VFP calling convention. */
|
ARM_FLOAT_VFP, /* Full VFP calling convention. */
|
ARM_FLOAT_LAST /* Keep at end. */
|
ARM_FLOAT_LAST /* Keep at end. */
|
};
|
};
|
|
|
/* ABI used by the inferior. */
|
/* ABI used by the inferior. */
|
enum arm_abi_kind
|
enum arm_abi_kind
|
{
|
{
|
ARM_ABI_AUTO,
|
ARM_ABI_AUTO,
|
ARM_ABI_APCS,
|
ARM_ABI_APCS,
|
ARM_ABI_AAPCS,
|
ARM_ABI_AAPCS,
|
ARM_ABI_LAST
|
ARM_ABI_LAST
|
};
|
};
|
|
|
/* Convention for returning structures. */
|
/* Convention for returning structures. */
|
|
|
enum struct_return
|
enum struct_return
|
{
|
{
|
pcc_struct_return, /* Return "short" structures in memory. */
|
pcc_struct_return, /* Return "short" structures in memory. */
|
reg_struct_return /* Return "short" structures in registers. */
|
reg_struct_return /* Return "short" structures in registers. */
|
};
|
};
|
|
|
/* Target-dependent structure in gdbarch. */
|
/* Target-dependent structure in gdbarch. */
|
struct gdbarch_tdep
|
struct gdbarch_tdep
|
{
|
{
|
/* The ABI for this architecture. It should never be set to
|
/* The ABI for this architecture. It should never be set to
|
ARM_ABI_AUTO. */
|
ARM_ABI_AUTO. */
|
enum arm_abi_kind arm_abi;
|
enum arm_abi_kind arm_abi;
|
|
|
enum arm_float_model fp_model; /* Floating point calling conventions. */
|
enum arm_float_model fp_model; /* Floating point calling conventions. */
|
|
|
int have_fpa_registers; /* Does the target report the FPA registers? */
|
int have_fpa_registers; /* Does the target report the FPA registers? */
|
|
|
CORE_ADDR lowest_pc; /* Lowest address at which instructions
|
CORE_ADDR lowest_pc; /* Lowest address at which instructions
|
will appear. */
|
will appear. */
|
|
|
const char *arm_breakpoint; /* Breakpoint pattern for an ARM insn. */
|
const char *arm_breakpoint; /* Breakpoint pattern for an ARM insn. */
|
int arm_breakpoint_size; /* And its size. */
|
int arm_breakpoint_size; /* And its size. */
|
const char *thumb_breakpoint; /* Breakpoint pattern for an ARM insn. */
|
const char *thumb_breakpoint; /* Breakpoint pattern for an ARM insn. */
|
int thumb_breakpoint_size; /* And its size. */
|
int thumb_breakpoint_size; /* And its size. */
|
|
|
int jb_pc; /* Offset to PC value in jump buffer.
|
int jb_pc; /* Offset to PC value in jump buffer.
|
If this is negative, longjmp support
|
If this is negative, longjmp support
|
will be disabled. */
|
will be disabled. */
|
size_t jb_elt_size; /* And the size of each entry in the buf. */
|
size_t jb_elt_size; /* And the size of each entry in the buf. */
|
|
|
/* Convention for returning structures. */
|
/* Convention for returning structures. */
|
enum struct_return struct_return;
|
enum struct_return struct_return;
|
|
|
/* Cached core file helpers. */
|
/* Cached core file helpers. */
|
struct regset *gregset, *fpregset;
|
struct regset *gregset, *fpregset;
|
};
|
};
|
|
|
|
|
CORE_ADDR arm_skip_stub (struct frame_info *, CORE_ADDR);
|
CORE_ADDR arm_skip_stub (struct frame_info *, CORE_ADDR);
|
CORE_ADDR arm_get_next_pc (struct frame_info *, CORE_ADDR);
|
CORE_ADDR arm_get_next_pc (struct frame_info *, CORE_ADDR);
|
int arm_software_single_step (struct frame_info *);
|
int arm_software_single_step (struct frame_info *);
|
|
|
/* Functions exported from armbsd-tdep.h. */
|
/* Functions exported from armbsd-tdep.h. */
|
|
|
/* Return the appropriate register set for the core section identified
|
/* Return the appropriate register set for the core section identified
|
by SECT_NAME and SECT_SIZE. */
|
by SECT_NAME and SECT_SIZE. */
|
|
|
extern const struct regset *
|
extern const struct regset *
|
armbsd_regset_from_core_section (struct gdbarch *gdbarch,
|
armbsd_regset_from_core_section (struct gdbarch *gdbarch,
|
const char *sect_name, size_t sect_size);
|
const char *sect_name, size_t sect_size);
|
|
|
#endif /* arm-tdep.h */
|
#endif /* arm-tdep.h */
|
|
|
