OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [opcodes/] [d10v-dis.c] - Diff between revs 157 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 816
/* Disassemble D10V instructions.
/* Disassemble D10V instructions.
   Copyright 1996, 1997, 1998, 2000, 2001, 2005, 2007
   Copyright 1996, 1997, 1998, 2000, 2001, 2005, 2007
   Free Software Foundation, Inc.
   Free Software Foundation, Inc.
 
 
   This file is part of the GNU opcodes library.
   This file is part of the GNU opcodes library.
 
 
   This library is free software; you can redistribute it and/or modify
   This library is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   the Free Software Foundation; either version 3, or (at your option)
   any later version.
   any later version.
 
 
   It is distributed in the hope that it will be useful, but WITHOUT
   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
   License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
   Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
   MA 02110-1301, USA.  */
   MA 02110-1301, USA.  */
 
 
#include <stdio.h>
#include <stdio.h>
 
 
#include "sysdep.h"
#include "sysdep.h"
#include "opcode/d10v.h"
#include "opcode/d10v.h"
#include "dis-asm.h"
#include "dis-asm.h"
 
 
/* The PC wraps at 18 bits, except for the segment number,
/* The PC wraps at 18 bits, except for the segment number,
   so use this mask to keep the parts we want.  */
   so use this mask to keep the parts we want.  */
#define PC_MASK 0x0303FFFF
#define PC_MASK 0x0303FFFF
 
 
static void
static void
print_operand (struct d10v_operand *oper,
print_operand (struct d10v_operand *oper,
               unsigned long insn,
               unsigned long insn,
               struct d10v_opcode *op,
               struct d10v_opcode *op,
               bfd_vma memaddr,
               bfd_vma memaddr,
               struct disassemble_info *info)
               struct disassemble_info *info)
{
{
  int num, shift;
  int num, shift;
 
 
  if (oper->flags == OPERAND_ATMINUS)
  if (oper->flags == OPERAND_ATMINUS)
    {
    {
      (*info->fprintf_func) (info->stream, "@-");
      (*info->fprintf_func) (info->stream, "@-");
      return;
      return;
    }
    }
  if (oper->flags == OPERAND_MINUS)
  if (oper->flags == OPERAND_MINUS)
    {
    {
      (*info->fprintf_func) (info->stream, "-");
      (*info->fprintf_func) (info->stream, "-");
      return;
      return;
    }
    }
  if (oper->flags == OPERAND_PLUS)
  if (oper->flags == OPERAND_PLUS)
    {
    {
      (*info->fprintf_func) (info->stream, "+");
      (*info->fprintf_func) (info->stream, "+");
      return;
      return;
    }
    }
  if (oper->flags == OPERAND_ATSIGN)
  if (oper->flags == OPERAND_ATSIGN)
    {
    {
      (*info->fprintf_func) (info->stream, "@");
      (*info->fprintf_func) (info->stream, "@");
      return;
      return;
    }
    }
  if (oper->flags == OPERAND_ATPAR)
  if (oper->flags == OPERAND_ATPAR)
    {
    {
      (*info->fprintf_func) (info->stream, "@(");
      (*info->fprintf_func) (info->stream, "@(");
      return;
      return;
    }
    }
 
 
  shift = oper->shift;
  shift = oper->shift;
 
 
  /* The LONG_L format shifts registers over by 15.  */
  /* The LONG_L format shifts registers over by 15.  */
  if (op->format == LONG_L && (oper->flags & OPERAND_REG))
  if (op->format == LONG_L && (oper->flags & OPERAND_REG))
    shift += 15;
    shift += 15;
 
 
  num = (insn >> shift) & (0x7FFFFFFF >> (31 - oper->bits));
  num = (insn >> shift) & (0x7FFFFFFF >> (31 - oper->bits));
 
 
  if (oper->flags & OPERAND_REG)
  if (oper->flags & OPERAND_REG)
    {
    {
      int i;
      int i;
      int match = 0;
      int match = 0;
 
 
      num += (oper->flags
      num += (oper->flags
              & (OPERAND_GPR | OPERAND_FFLAG | OPERAND_CFLAG | OPERAND_CONTROL));
              & (OPERAND_GPR | OPERAND_FFLAG | OPERAND_CFLAG | OPERAND_CONTROL));
      if (oper->flags & (OPERAND_ACC0 | OPERAND_ACC1))
      if (oper->flags & (OPERAND_ACC0 | OPERAND_ACC1))
        num += num ? OPERAND_ACC1 : OPERAND_ACC0;
        num += num ? OPERAND_ACC1 : OPERAND_ACC0;
      for (i = 0; i < d10v_reg_name_cnt (); i++)
      for (i = 0; i < d10v_reg_name_cnt (); i++)
        {
        {
          if (num == (d10v_predefined_registers[i].value & ~ OPERAND_SP))
          if (num == (d10v_predefined_registers[i].value & ~ OPERAND_SP))
            {
            {
              if (d10v_predefined_registers[i].pname)
              if (d10v_predefined_registers[i].pname)
                (*info->fprintf_func) (info->stream, "%s",
                (*info->fprintf_func) (info->stream, "%s",
                                       d10v_predefined_registers[i].pname);
                                       d10v_predefined_registers[i].pname);
              else
              else
                (*info->fprintf_func) (info->stream, "%s",
                (*info->fprintf_func) (info->stream, "%s",
                                       d10v_predefined_registers[i].name);
                                       d10v_predefined_registers[i].name);
              match = 1;
              match = 1;
              break;
              break;
            }
            }
        }
        }
      if (match == 0)
      if (match == 0)
        {
        {
          /* This would only get executed if a register was not in the
          /* This would only get executed if a register was not in the
             register table.  */
             register table.  */
          if (oper->flags & (OPERAND_ACC0 | OPERAND_ACC1))
          if (oper->flags & (OPERAND_ACC0 | OPERAND_ACC1))
            (*info->fprintf_func) (info->stream, "a");
            (*info->fprintf_func) (info->stream, "a");
          else if (oper->flags & OPERAND_CONTROL)
          else if (oper->flags & OPERAND_CONTROL)
            (*info->fprintf_func) (info->stream, "cr");
            (*info->fprintf_func) (info->stream, "cr");
          else if (oper->flags & OPERAND_REG)
          else if (oper->flags & OPERAND_REG)
            (*info->fprintf_func) (info->stream, "r");
            (*info->fprintf_func) (info->stream, "r");
          (*info->fprintf_func) (info->stream, "%d", num & REGISTER_MASK);
          (*info->fprintf_func) (info->stream, "%d", num & REGISTER_MASK);
        }
        }
    }
    }
  else
  else
    {
    {
      /* Addresses are right-shifted by 2.  */
      /* Addresses are right-shifted by 2.  */
      if (oper->flags & OPERAND_ADDR)
      if (oper->flags & OPERAND_ADDR)
        {
        {
          long max;
          long max;
          int neg = 0;
          int neg = 0;
 
 
          max = (1 << (oper->bits - 1));
          max = (1 << (oper->bits - 1));
          if (num & max)
          if (num & max)
            {
            {
              num = -num & ((1 << oper->bits) - 1);
              num = -num & ((1 << oper->bits) - 1);
              neg = 1;
              neg = 1;
            }
            }
          num = num << 2;
          num = num << 2;
          if (info->flags & INSN_HAS_RELOC)
          if (info->flags & INSN_HAS_RELOC)
            (*info->print_address_func) (num & PC_MASK, info);
            (*info->print_address_func) (num & PC_MASK, info);
          else
          else
            {
            {
              if (neg)
              if (neg)
                (*info->print_address_func) ((memaddr - num) & PC_MASK, info);
                (*info->print_address_func) ((memaddr - num) & PC_MASK, info);
              else
              else
                (*info->print_address_func) ((memaddr + num) & PC_MASK, info);
                (*info->print_address_func) ((memaddr + num) & PC_MASK, info);
            }
            }
        }
        }
      else
      else
        {
        {
          if (oper->flags & OPERAND_SIGNED)
          if (oper->flags & OPERAND_SIGNED)
            {
            {
              int max = (1 << (oper->bits - 1));
              int max = (1 << (oper->bits - 1));
              if (num & max)
              if (num & max)
                {
                {
                  num = -num & ((1 << oper->bits) - 1);
                  num = -num & ((1 << oper->bits) - 1);
                  (*info->fprintf_func) (info->stream, "-");
                  (*info->fprintf_func) (info->stream, "-");
                }
                }
            }
            }
          (*info->fprintf_func) (info->stream, "0x%x", num);
          (*info->fprintf_func) (info->stream, "0x%x", num);
        }
        }
    }
    }
}
}
 
 
static void
static void
dis_long (unsigned long insn,
dis_long (unsigned long insn,
          bfd_vma memaddr,
          bfd_vma memaddr,
          struct disassemble_info *info)
          struct disassemble_info *info)
{
{
  int i;
  int i;
  struct d10v_opcode *op = (struct d10v_opcode *) d10v_opcodes;
  struct d10v_opcode *op = (struct d10v_opcode *) d10v_opcodes;
  struct d10v_operand *oper;
  struct d10v_operand *oper;
  int need_paren = 0;
  int need_paren = 0;
  int match = 0;
  int match = 0;
 
 
  while (op->name)
  while (op->name)
    {
    {
      if ((op->format & LONG_OPCODE)
      if ((op->format & LONG_OPCODE)
          && ((op->mask & insn) == (unsigned long) op->opcode))
          && ((op->mask & insn) == (unsigned long) op->opcode))
        {
        {
          match = 1;
          match = 1;
          (*info->fprintf_func) (info->stream, "%s\t", op->name);
          (*info->fprintf_func) (info->stream, "%s\t", op->name);
 
 
          for (i = 0; op->operands[i]; i++)
          for (i = 0; op->operands[i]; i++)
            {
            {
              oper = (struct d10v_operand *) &d10v_operands[op->operands[i]];
              oper = (struct d10v_operand *) &d10v_operands[op->operands[i]];
              if (oper->flags == OPERAND_ATPAR)
              if (oper->flags == OPERAND_ATPAR)
                need_paren = 1;
                need_paren = 1;
              print_operand (oper, insn, op, memaddr, info);
              print_operand (oper, insn, op, memaddr, info);
              if (op->operands[i + 1] && oper->bits
              if (op->operands[i + 1] && oper->bits
                  && d10v_operands[op->operands[i + 1]].flags != OPERAND_PLUS
                  && d10v_operands[op->operands[i + 1]].flags != OPERAND_PLUS
                  && d10v_operands[op->operands[i + 1]].flags != OPERAND_MINUS)
                  && d10v_operands[op->operands[i + 1]].flags != OPERAND_MINUS)
                (*info->fprintf_func) (info->stream, ", ");
                (*info->fprintf_func) (info->stream, ", ");
            }
            }
          break;
          break;
        }
        }
      op++;
      op++;
    }
    }
 
 
  if (!match)
  if (!match)
    (*info->fprintf_func) (info->stream, ".long\t0x%08lx", insn);
    (*info->fprintf_func) (info->stream, ".long\t0x%08lx", insn);
 
 
  if (need_paren)
  if (need_paren)
    (*info->fprintf_func) (info->stream, ")");
    (*info->fprintf_func) (info->stream, ")");
}
}
 
 
static void
static void
dis_2_short (unsigned long insn,
dis_2_short (unsigned long insn,
             bfd_vma memaddr,
             bfd_vma memaddr,
             struct disassemble_info *info,
             struct disassemble_info *info,
             int order)
             int order)
{
{
  int i, j;
  int i, j;
  unsigned int ins[2];
  unsigned int ins[2];
  struct d10v_opcode *op;
  struct d10v_opcode *op;
  int match, num_match = 0;
  int match, num_match = 0;
  struct d10v_operand *oper;
  struct d10v_operand *oper;
  int need_paren = 0;
  int need_paren = 0;
 
 
  ins[0] = (insn & 0x3FFFFFFF) >> 15;
  ins[0] = (insn & 0x3FFFFFFF) >> 15;
  ins[1] = insn & 0x00007FFF;
  ins[1] = insn & 0x00007FFF;
 
 
  for (j = 0; j < 2; j++)
  for (j = 0; j < 2; j++)
    {
    {
      op = (struct d10v_opcode *) d10v_opcodes;
      op = (struct d10v_opcode *) d10v_opcodes;
      match = 0;
      match = 0;
      while (op->name)
      while (op->name)
        {
        {
          if ((op->format & SHORT_OPCODE)
          if ((op->format & SHORT_OPCODE)
              && ((((unsigned int) op->mask) & ins[j])
              && ((((unsigned int) op->mask) & ins[j])
                  == (unsigned int) op->opcode))
                  == (unsigned int) op->opcode))
            {
            {
              (*info->fprintf_func) (info->stream, "%s\t", op->name);
              (*info->fprintf_func) (info->stream, "%s\t", op->name);
              for (i = 0; op->operands[i]; i++)
              for (i = 0; op->operands[i]; i++)
                {
                {
                  oper = (struct d10v_operand *) &d10v_operands[op->operands[i]];
                  oper = (struct d10v_operand *) &d10v_operands[op->operands[i]];
                  if (oper->flags == OPERAND_ATPAR)
                  if (oper->flags == OPERAND_ATPAR)
                    need_paren = 1;
                    need_paren = 1;
                  print_operand (oper, ins[j], op, memaddr, info);
                  print_operand (oper, ins[j], op, memaddr, info);
                  if (op->operands[i + 1] && oper->bits
                  if (op->operands[i + 1] && oper->bits
                      && d10v_operands[op->operands[i + 1]].flags != OPERAND_PLUS
                      && d10v_operands[op->operands[i + 1]].flags != OPERAND_PLUS
                      && d10v_operands[op->operands[i + 1]].flags != OPERAND_MINUS)
                      && d10v_operands[op->operands[i + 1]].flags != OPERAND_MINUS)
                    (*info->fprintf_func) (info->stream, ", ");
                    (*info->fprintf_func) (info->stream, ", ");
                }
                }
              match = 1;
              match = 1;
              num_match++;
              num_match++;
              break;
              break;
            }
            }
          op++;
          op++;
        }
        }
      if (!match)
      if (!match)
        (*info->fprintf_func) (info->stream, "unknown");
        (*info->fprintf_func) (info->stream, "unknown");
 
 
      switch (order)
      switch (order)
        {
        {
        case 0:
        case 0:
          (*info->fprintf_func) (info->stream, "\t->\t");
          (*info->fprintf_func) (info->stream, "\t->\t");
          order = -1;
          order = -1;
          break;
          break;
        case 1:
        case 1:
          (*info->fprintf_func) (info->stream, "\t<-\t");
          (*info->fprintf_func) (info->stream, "\t<-\t");
          order = -1;
          order = -1;
          break;
          break;
        case 2:
        case 2:
          (*info->fprintf_func) (info->stream, "\t||\t");
          (*info->fprintf_func) (info->stream, "\t||\t");
          order = -1;
          order = -1;
          break;
          break;
        default:
        default:
          break;
          break;
        }
        }
    }
    }
 
 
  if (num_match == 0)
  if (num_match == 0)
    (*info->fprintf_func) (info->stream, ".long\t0x%08lx", insn);
    (*info->fprintf_func) (info->stream, ".long\t0x%08lx", insn);
 
 
  if (need_paren)
  if (need_paren)
    (*info->fprintf_func) (info->stream, ")");
    (*info->fprintf_func) (info->stream, ")");
}
}
 
 
int
int
print_insn_d10v (bfd_vma memaddr, struct disassemble_info *info)
print_insn_d10v (bfd_vma memaddr, struct disassemble_info *info)
{
{
  int status;
  int status;
  bfd_byte buffer[4];
  bfd_byte buffer[4];
  unsigned long insn;
  unsigned long insn;
 
 
  status = (*info->read_memory_func) (memaddr, buffer, 4, info);
  status = (*info->read_memory_func) (memaddr, buffer, 4, info);
  if (status != 0)
  if (status != 0)
    {
    {
      (*info->memory_error_func) (status, memaddr, info);
      (*info->memory_error_func) (status, memaddr, info);
      return -1;
      return -1;
    }
    }
  insn = bfd_getb32 (buffer);
  insn = bfd_getb32 (buffer);
 
 
  status = insn & FM11;
  status = insn & FM11;
  switch (status)
  switch (status)
    {
    {
    case 0:
    case 0:
      dis_2_short (insn, memaddr, info, 2);
      dis_2_short (insn, memaddr, info, 2);
      break;
      break;
    case FM01:
    case FM01:
      dis_2_short (insn, memaddr, info, 0);
      dis_2_short (insn, memaddr, info, 0);
      break;
      break;
    case FM10:
    case FM10:
      dis_2_short (insn, memaddr, info, 1);
      dis_2_short (insn, memaddr, info, 1);
      break;
      break;
    case FM11:
    case FM11:
      dis_long (insn, memaddr, info);
      dis_long (insn, memaddr, info);
      break;
      break;
    }
    }
  return 4;
  return 4;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.