OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [common/] [cgen-sim.h] - Diff between revs 827 and 840

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 827 Rev 840
/* Main header file for Cpu tools GENerated simulators.
/* Main header file for Cpu tools GENerated simulators.
   Copyright (C) 1998, 2007, 2008 Free Software Foundation, Inc.
   Copyright (C) 1998, 2007, 2008 Free Software Foundation, Inc.
   Contributed by Cygnus Support.
   Contributed by Cygnus Support.
 
 
This file is part of GDB, the GNU debugger.
This file is part of GDB, the GNU debugger.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
/* This file must be included after sim-base.h.  */
/* This file must be included after sim-base.h.  */
 
 
#ifndef CGEN_SIM_H
#ifndef CGEN_SIM_H
#define CGEN_SIM_H
#define CGEN_SIM_H
 
 
#include "cgen-defs.h"
#include "cgen-defs.h"
#include "cgen-scache.h"
#include "cgen-scache.h"
#include "cgen-fpu.h"
#include "cgen-fpu.h"
#include "cgen-par.h"
#include "cgen-par.h"
#include "cgen-cpu.h"
#include "cgen-cpu.h"
#include "cgen-trace.h"
#include "cgen-trace.h"
 
 
/* This is a machine generated file.  */
/* This is a machine generated file.  */
#include "cpuall.h"
#include "cpuall.h"
 
 
#endif /* CGEN_SIM_H */
#endif /* CGEN_SIM_H */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.