OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [frv/] [cpu.c] - Diff between revs 827 and 840

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 827 Rev 840
/* Misc. support for CPU family frvbf.
/* Misc. support for CPU family frvbf.
 
 
THIS FILE IS MACHINE GENERATED WITH CGEN.
THIS FILE IS MACHINE GENERATED WITH CGEN.
 
 
Copyright 1996-2005 Free Software Foundation, Inc.
Copyright 1996-2005 Free Software Foundation, Inc.
 
 
This file is part of the GNU simulators.
This file is part of the GNU simulators.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.
along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
 
*/
*/
 
 
#define WANT_CPU frvbf
#define WANT_CPU frvbf
#define WANT_CPU_FRVBF
#define WANT_CPU_FRVBF
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "cgen-ops.h"
#include "cgen-ops.h"
 
 
/* Get the value of h-reloc-ann.  */
/* Get the value of h-reloc-ann.  */
 
 
BI
BI
frvbf_h_reloc_ann_get (SIM_CPU *current_cpu)
frvbf_h_reloc_ann_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_reloc_ann);
  return CPU (h_reloc_ann);
}
}
 
 
/* Set a value for h-reloc-ann.  */
/* Set a value for h-reloc-ann.  */
 
 
void
void
frvbf_h_reloc_ann_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_reloc_ann_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_reloc_ann) = newval;
  CPU (h_reloc_ann) = newval;
}
}
 
 
/* Get the value of h-pc.  */
/* Get the value of h-pc.  */
 
 
USI
USI
frvbf_h_pc_get (SIM_CPU *current_cpu)
frvbf_h_pc_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_pc);
  return CPU (h_pc);
}
}
 
 
/* Set a value for h-pc.  */
/* Set a value for h-pc.  */
 
 
void
void
frvbf_h_pc_set (SIM_CPU *current_cpu, USI newval)
frvbf_h_pc_set (SIM_CPU *current_cpu, USI newval)
{
{
  CPU (h_pc) = newval;
  CPU (h_pc) = newval;
}
}
 
 
/* Get the value of h-psr_imple.  */
/* Get the value of h-psr_imple.  */
 
 
UQI
UQI
frvbf_h_psr_imple_get (SIM_CPU *current_cpu)
frvbf_h_psr_imple_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_imple);
  return CPU (h_psr_imple);
}
}
 
 
/* Set a value for h-psr_imple.  */
/* Set a value for h-psr_imple.  */
 
 
void
void
frvbf_h_psr_imple_set (SIM_CPU *current_cpu, UQI newval)
frvbf_h_psr_imple_set (SIM_CPU *current_cpu, UQI newval)
{
{
  CPU (h_psr_imple) = newval;
  CPU (h_psr_imple) = newval;
}
}
 
 
/* Get the value of h-psr_ver.  */
/* Get the value of h-psr_ver.  */
 
 
UQI
UQI
frvbf_h_psr_ver_get (SIM_CPU *current_cpu)
frvbf_h_psr_ver_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_ver);
  return CPU (h_psr_ver);
}
}
 
 
/* Set a value for h-psr_ver.  */
/* Set a value for h-psr_ver.  */
 
 
void
void
frvbf_h_psr_ver_set (SIM_CPU *current_cpu, UQI newval)
frvbf_h_psr_ver_set (SIM_CPU *current_cpu, UQI newval)
{
{
  CPU (h_psr_ver) = newval;
  CPU (h_psr_ver) = newval;
}
}
 
 
/* Get the value of h-psr_ice.  */
/* Get the value of h-psr_ice.  */
 
 
BI
BI
frvbf_h_psr_ice_get (SIM_CPU *current_cpu)
frvbf_h_psr_ice_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_ice);
  return CPU (h_psr_ice);
}
}
 
 
/* Set a value for h-psr_ice.  */
/* Set a value for h-psr_ice.  */
 
 
void
void
frvbf_h_psr_ice_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_ice_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_ice) = newval;
  CPU (h_psr_ice) = newval;
}
}
 
 
/* Get the value of h-psr_nem.  */
/* Get the value of h-psr_nem.  */
 
 
BI
BI
frvbf_h_psr_nem_get (SIM_CPU *current_cpu)
frvbf_h_psr_nem_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_nem);
  return CPU (h_psr_nem);
}
}
 
 
/* Set a value for h-psr_nem.  */
/* Set a value for h-psr_nem.  */
 
 
void
void
frvbf_h_psr_nem_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_nem_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_nem) = newval;
  CPU (h_psr_nem) = newval;
}
}
 
 
/* Get the value of h-psr_cm.  */
/* Get the value of h-psr_cm.  */
 
 
BI
BI
frvbf_h_psr_cm_get (SIM_CPU *current_cpu)
frvbf_h_psr_cm_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_cm);
  return CPU (h_psr_cm);
}
}
 
 
/* Set a value for h-psr_cm.  */
/* Set a value for h-psr_cm.  */
 
 
void
void
frvbf_h_psr_cm_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_cm_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_cm) = newval;
  CPU (h_psr_cm) = newval;
}
}
 
 
/* Get the value of h-psr_be.  */
/* Get the value of h-psr_be.  */
 
 
BI
BI
frvbf_h_psr_be_get (SIM_CPU *current_cpu)
frvbf_h_psr_be_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_be);
  return CPU (h_psr_be);
}
}
 
 
/* Set a value for h-psr_be.  */
/* Set a value for h-psr_be.  */
 
 
void
void
frvbf_h_psr_be_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_be_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_be) = newval;
  CPU (h_psr_be) = newval;
}
}
 
 
/* Get the value of h-psr_esr.  */
/* Get the value of h-psr_esr.  */
 
 
BI
BI
frvbf_h_psr_esr_get (SIM_CPU *current_cpu)
frvbf_h_psr_esr_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_esr);
  return CPU (h_psr_esr);
}
}
 
 
/* Set a value for h-psr_esr.  */
/* Set a value for h-psr_esr.  */
 
 
void
void
frvbf_h_psr_esr_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_esr_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_esr) = newval;
  CPU (h_psr_esr) = newval;
}
}
 
 
/* Get the value of h-psr_ef.  */
/* Get the value of h-psr_ef.  */
 
 
BI
BI
frvbf_h_psr_ef_get (SIM_CPU *current_cpu)
frvbf_h_psr_ef_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_ef);
  return CPU (h_psr_ef);
}
}
 
 
/* Set a value for h-psr_ef.  */
/* Set a value for h-psr_ef.  */
 
 
void
void
frvbf_h_psr_ef_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_ef_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_ef) = newval;
  CPU (h_psr_ef) = newval;
}
}
 
 
/* Get the value of h-psr_em.  */
/* Get the value of h-psr_em.  */
 
 
BI
BI
frvbf_h_psr_em_get (SIM_CPU *current_cpu)
frvbf_h_psr_em_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_em);
  return CPU (h_psr_em);
}
}
 
 
/* Set a value for h-psr_em.  */
/* Set a value for h-psr_em.  */
 
 
void
void
frvbf_h_psr_em_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_em_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_em) = newval;
  CPU (h_psr_em) = newval;
}
}
 
 
/* Get the value of h-psr_pil.  */
/* Get the value of h-psr_pil.  */
 
 
UQI
UQI
frvbf_h_psr_pil_get (SIM_CPU *current_cpu)
frvbf_h_psr_pil_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_pil);
  return CPU (h_psr_pil);
}
}
 
 
/* Set a value for h-psr_pil.  */
/* Set a value for h-psr_pil.  */
 
 
void
void
frvbf_h_psr_pil_set (SIM_CPU *current_cpu, UQI newval)
frvbf_h_psr_pil_set (SIM_CPU *current_cpu, UQI newval)
{
{
  CPU (h_psr_pil) = newval;
  CPU (h_psr_pil) = newval;
}
}
 
 
/* Get the value of h-psr_ps.  */
/* Get the value of h-psr_ps.  */
 
 
BI
BI
frvbf_h_psr_ps_get (SIM_CPU *current_cpu)
frvbf_h_psr_ps_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_ps);
  return CPU (h_psr_ps);
}
}
 
 
/* Set a value for h-psr_ps.  */
/* Set a value for h-psr_ps.  */
 
 
void
void
frvbf_h_psr_ps_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_ps_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_ps) = newval;
  CPU (h_psr_ps) = newval;
}
}
 
 
/* Get the value of h-psr_et.  */
/* Get the value of h-psr_et.  */
 
 
BI
BI
frvbf_h_psr_et_get (SIM_CPU *current_cpu)
frvbf_h_psr_et_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_et);
  return CPU (h_psr_et);
}
}
 
 
/* Set a value for h-psr_et.  */
/* Set a value for h-psr_et.  */
 
 
void
void
frvbf_h_psr_et_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_et_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_psr_et) = newval;
  CPU (h_psr_et) = newval;
}
}
 
 
/* Get the value of h-psr_s.  */
/* Get the value of h-psr_s.  */
 
 
BI
BI
frvbf_h_psr_s_get (SIM_CPU *current_cpu)
frvbf_h_psr_s_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_psr_s);
  return CPU (h_psr_s);
}
}
 
 
/* Set a value for h-psr_s.  */
/* Set a value for h-psr_s.  */
 
 
void
void
frvbf_h_psr_s_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_psr_s_set (SIM_CPU *current_cpu, BI newval)
{
{
  SET_H_PSR_S (newval);
  SET_H_PSR_S (newval);
}
}
 
 
/* Get the value of h-tbr_tba.  */
/* Get the value of h-tbr_tba.  */
 
 
USI
USI
frvbf_h_tbr_tba_get (SIM_CPU *current_cpu)
frvbf_h_tbr_tba_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_tbr_tba);
  return CPU (h_tbr_tba);
}
}
 
 
/* Set a value for h-tbr_tba.  */
/* Set a value for h-tbr_tba.  */
 
 
void
void
frvbf_h_tbr_tba_set (SIM_CPU *current_cpu, USI newval)
frvbf_h_tbr_tba_set (SIM_CPU *current_cpu, USI newval)
{
{
  CPU (h_tbr_tba) = newval;
  CPU (h_tbr_tba) = newval;
}
}
 
 
/* Get the value of h-tbr_tt.  */
/* Get the value of h-tbr_tt.  */
 
 
UQI
UQI
frvbf_h_tbr_tt_get (SIM_CPU *current_cpu)
frvbf_h_tbr_tt_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_tbr_tt);
  return CPU (h_tbr_tt);
}
}
 
 
/* Set a value for h-tbr_tt.  */
/* Set a value for h-tbr_tt.  */
 
 
void
void
frvbf_h_tbr_tt_set (SIM_CPU *current_cpu, UQI newval)
frvbf_h_tbr_tt_set (SIM_CPU *current_cpu, UQI newval)
{
{
  CPU (h_tbr_tt) = newval;
  CPU (h_tbr_tt) = newval;
}
}
 
 
/* Get the value of h-bpsr_bs.  */
/* Get the value of h-bpsr_bs.  */
 
 
BI
BI
frvbf_h_bpsr_bs_get (SIM_CPU *current_cpu)
frvbf_h_bpsr_bs_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_bpsr_bs);
  return CPU (h_bpsr_bs);
}
}
 
 
/* Set a value for h-bpsr_bs.  */
/* Set a value for h-bpsr_bs.  */
 
 
void
void
frvbf_h_bpsr_bs_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_bpsr_bs_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_bpsr_bs) = newval;
  CPU (h_bpsr_bs) = newval;
}
}
 
 
/* Get the value of h-bpsr_bet.  */
/* Get the value of h-bpsr_bet.  */
 
 
BI
BI
frvbf_h_bpsr_bet_get (SIM_CPU *current_cpu)
frvbf_h_bpsr_bet_get (SIM_CPU *current_cpu)
{
{
  return CPU (h_bpsr_bet);
  return CPU (h_bpsr_bet);
}
}
 
 
/* Set a value for h-bpsr_bet.  */
/* Set a value for h-bpsr_bet.  */
 
 
void
void
frvbf_h_bpsr_bet_set (SIM_CPU *current_cpu, BI newval)
frvbf_h_bpsr_bet_set (SIM_CPU *current_cpu, BI newval)
{
{
  CPU (h_bpsr_bet) = newval;
  CPU (h_bpsr_bet) = newval;
}
}
 
 
/* Get the value of h-gr.  */
/* Get the value of h-gr.  */
 
 
USI
USI
frvbf_h_gr_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_gr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_GR (regno);
  return GET_H_GR (regno);
}
}
 
 
/* Set a value for h-gr.  */
/* Set a value for h-gr.  */
 
 
void
void
frvbf_h_gr_set (SIM_CPU *current_cpu, UINT regno, USI newval)
frvbf_h_gr_set (SIM_CPU *current_cpu, UINT regno, USI newval)
{
{
  SET_H_GR (regno, newval);
  SET_H_GR (regno, newval);
}
}
 
 
/* Get the value of h-gr_double.  */
/* Get the value of h-gr_double.  */
 
 
DI
DI
frvbf_h_gr_double_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_gr_double_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_GR_DOUBLE (regno);
  return GET_H_GR_DOUBLE (regno);
}
}
 
 
/* Set a value for h-gr_double.  */
/* Set a value for h-gr_double.  */
 
 
void
void
frvbf_h_gr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval)
frvbf_h_gr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval)
{
{
  SET_H_GR_DOUBLE (regno, newval);
  SET_H_GR_DOUBLE (regno, newval);
}
}
 
 
/* Get the value of h-gr_hi.  */
/* Get the value of h-gr_hi.  */
 
 
UHI
UHI
frvbf_h_gr_hi_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_gr_hi_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_GR_HI (regno);
  return GET_H_GR_HI (regno);
}
}
 
 
/* Set a value for h-gr_hi.  */
/* Set a value for h-gr_hi.  */
 
 
void
void
frvbf_h_gr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_gr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_GR_HI (regno, newval);
  SET_H_GR_HI (regno, newval);
}
}
 
 
/* Get the value of h-gr_lo.  */
/* Get the value of h-gr_lo.  */
 
 
UHI
UHI
frvbf_h_gr_lo_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_gr_lo_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_GR_LO (regno);
  return GET_H_GR_LO (regno);
}
}
 
 
/* Set a value for h-gr_lo.  */
/* Set a value for h-gr_lo.  */
 
 
void
void
frvbf_h_gr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_gr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_GR_LO (regno, newval);
  SET_H_GR_LO (regno, newval);
}
}
 
 
/* Get the value of h-fr.  */
/* Get the value of h-fr.  */
 
 
SF
SF
frvbf_h_fr_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR (regno);
  return GET_H_FR (regno);
}
}
 
 
/* Set a value for h-fr.  */
/* Set a value for h-fr.  */
 
 
void
void
frvbf_h_fr_set (SIM_CPU *current_cpu, UINT regno, SF newval)
frvbf_h_fr_set (SIM_CPU *current_cpu, UINT regno, SF newval)
{
{
  SET_H_FR (regno, newval);
  SET_H_FR (regno, newval);
}
}
 
 
/* Get the value of h-fr_double.  */
/* Get the value of h-fr_double.  */
 
 
DF
DF
frvbf_h_fr_double_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_double_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_DOUBLE (regno);
  return GET_H_FR_DOUBLE (regno);
}
}
 
 
/* Set a value for h-fr_double.  */
/* Set a value for h-fr_double.  */
 
 
void
void
frvbf_h_fr_double_set (SIM_CPU *current_cpu, UINT regno, DF newval)
frvbf_h_fr_double_set (SIM_CPU *current_cpu, UINT regno, DF newval)
{
{
  SET_H_FR_DOUBLE (regno, newval);
  SET_H_FR_DOUBLE (regno, newval);
}
}
 
 
/* Get the value of h-fr_int.  */
/* Get the value of h-fr_int.  */
 
 
USI
USI
frvbf_h_fr_int_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_int_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_INT (regno);
  return GET_H_FR_INT (regno);
}
}
 
 
/* Set a value for h-fr_int.  */
/* Set a value for h-fr_int.  */
 
 
void
void
frvbf_h_fr_int_set (SIM_CPU *current_cpu, UINT regno, USI newval)
frvbf_h_fr_int_set (SIM_CPU *current_cpu, UINT regno, USI newval)
{
{
  SET_H_FR_INT (regno, newval);
  SET_H_FR_INT (regno, newval);
}
}
 
 
/* Get the value of h-fr_hi.  */
/* Get the value of h-fr_hi.  */
 
 
UHI
UHI
frvbf_h_fr_hi_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_hi_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_HI (regno);
  return GET_H_FR_HI (regno);
}
}
 
 
/* Set a value for h-fr_hi.  */
/* Set a value for h-fr_hi.  */
 
 
void
void
frvbf_h_fr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_fr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_FR_HI (regno, newval);
  SET_H_FR_HI (regno, newval);
}
}
 
 
/* Get the value of h-fr_lo.  */
/* Get the value of h-fr_lo.  */
 
 
UHI
UHI
frvbf_h_fr_lo_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_lo_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_LO (regno);
  return GET_H_FR_LO (regno);
}
}
 
 
/* Set a value for h-fr_lo.  */
/* Set a value for h-fr_lo.  */
 
 
void
void
frvbf_h_fr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_fr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_FR_LO (regno, newval);
  SET_H_FR_LO (regno, newval);
}
}
 
 
/* Get the value of h-fr_0.  */
/* Get the value of h-fr_0.  */
 
 
UHI
UHI
frvbf_h_fr_0_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_0_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_0 (regno);
  return GET_H_FR_0 (regno);
}
}
 
 
/* Set a value for h-fr_0.  */
/* Set a value for h-fr_0.  */
 
 
void
void
frvbf_h_fr_0_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_fr_0_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_FR_0 (regno, newval);
  SET_H_FR_0 (regno, newval);
}
}
 
 
/* Get the value of h-fr_1.  */
/* Get the value of h-fr_1.  */
 
 
UHI
UHI
frvbf_h_fr_1_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_1_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_1 (regno);
  return GET_H_FR_1 (regno);
}
}
 
 
/* Set a value for h-fr_1.  */
/* Set a value for h-fr_1.  */
 
 
void
void
frvbf_h_fr_1_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_fr_1_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_FR_1 (regno, newval);
  SET_H_FR_1 (regno, newval);
}
}
 
 
/* Get the value of h-fr_2.  */
/* Get the value of h-fr_2.  */
 
 
UHI
UHI
frvbf_h_fr_2_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_2_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_2 (regno);
  return GET_H_FR_2 (regno);
}
}
 
 
/* Set a value for h-fr_2.  */
/* Set a value for h-fr_2.  */
 
 
void
void
frvbf_h_fr_2_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_fr_2_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_FR_2 (regno, newval);
  SET_H_FR_2 (regno, newval);
}
}
 
 
/* Get the value of h-fr_3.  */
/* Get the value of h-fr_3.  */
 
 
UHI
UHI
frvbf_h_fr_3_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fr_3_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_FR_3 (regno);
  return GET_H_FR_3 (regno);
}
}
 
 
/* Set a value for h-fr_3.  */
/* Set a value for h-fr_3.  */
 
 
void
void
frvbf_h_fr_3_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
frvbf_h_fr_3_set (SIM_CPU *current_cpu, UINT regno, UHI newval)
{
{
  SET_H_FR_3 (regno, newval);
  SET_H_FR_3 (regno, newval);
}
}
 
 
/* Get the value of h-cpr.  */
/* Get the value of h-cpr.  */
 
 
SI
SI
frvbf_h_cpr_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_cpr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return CPU (h_cpr[regno]);
  return CPU (h_cpr[regno]);
}
}
 
 
/* Set a value for h-cpr.  */
/* Set a value for h-cpr.  */
 
 
void
void
frvbf_h_cpr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
frvbf_h_cpr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
{
{
  CPU (h_cpr[regno]) = newval;
  CPU (h_cpr[regno]) = newval;
}
}
 
 
/* Get the value of h-cpr_double.  */
/* Get the value of h-cpr_double.  */
 
 
DI
DI
frvbf_h_cpr_double_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_cpr_double_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_CPR_DOUBLE (regno);
  return GET_H_CPR_DOUBLE (regno);
}
}
 
 
/* Set a value for h-cpr_double.  */
/* Set a value for h-cpr_double.  */
 
 
void
void
frvbf_h_cpr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval)
frvbf_h_cpr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval)
{
{
  SET_H_CPR_DOUBLE (regno, newval);
  SET_H_CPR_DOUBLE (regno, newval);
}
}
 
 
/* Get the value of h-spr.  */
/* Get the value of h-spr.  */
 
 
USI
USI
frvbf_h_spr_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_spr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_SPR (regno);
  return GET_H_SPR (regno);
}
}
 
 
/* Set a value for h-spr.  */
/* Set a value for h-spr.  */
 
 
void
void
frvbf_h_spr_set (SIM_CPU *current_cpu, UINT regno, USI newval)
frvbf_h_spr_set (SIM_CPU *current_cpu, UINT regno, USI newval)
{
{
  SET_H_SPR (regno, newval);
  SET_H_SPR (regno, newval);
}
}
 
 
/* Get the value of h-accg.  */
/* Get the value of h-accg.  */
 
 
USI
USI
frvbf_h_accg_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_accg_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_ACCG (regno);
  return GET_H_ACCG (regno);
}
}
 
 
/* Set a value for h-accg.  */
/* Set a value for h-accg.  */
 
 
void
void
frvbf_h_accg_set (SIM_CPU *current_cpu, UINT regno, USI newval)
frvbf_h_accg_set (SIM_CPU *current_cpu, UINT regno, USI newval)
{
{
  SET_H_ACCG (regno, newval);
  SET_H_ACCG (regno, newval);
}
}
 
 
/* Get the value of h-acc40S.  */
/* Get the value of h-acc40S.  */
 
 
DI
DI
frvbf_h_acc40S_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_acc40S_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_ACC40S (regno);
  return GET_H_ACC40S (regno);
}
}
 
 
/* Set a value for h-acc40S.  */
/* Set a value for h-acc40S.  */
 
 
void
void
frvbf_h_acc40S_set (SIM_CPU *current_cpu, UINT regno, DI newval)
frvbf_h_acc40S_set (SIM_CPU *current_cpu, UINT regno, DI newval)
{
{
  SET_H_ACC40S (regno, newval);
  SET_H_ACC40S (regno, newval);
}
}
 
 
/* Get the value of h-acc40U.  */
/* Get the value of h-acc40U.  */
 
 
UDI
UDI
frvbf_h_acc40U_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_acc40U_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_ACC40U (regno);
  return GET_H_ACC40U (regno);
}
}
 
 
/* Set a value for h-acc40U.  */
/* Set a value for h-acc40U.  */
 
 
void
void
frvbf_h_acc40U_set (SIM_CPU *current_cpu, UINT regno, UDI newval)
frvbf_h_acc40U_set (SIM_CPU *current_cpu, UINT regno, UDI newval)
{
{
  SET_H_ACC40U (regno, newval);
  SET_H_ACC40U (regno, newval);
}
}
 
 
/* Get the value of h-iacc0.  */
/* Get the value of h-iacc0.  */
 
 
DI
DI
frvbf_h_iacc0_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_iacc0_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_IACC0 (regno);
  return GET_H_IACC0 (regno);
}
}
 
 
/* Set a value for h-iacc0.  */
/* Set a value for h-iacc0.  */
 
 
void
void
frvbf_h_iacc0_set (SIM_CPU *current_cpu, UINT regno, DI newval)
frvbf_h_iacc0_set (SIM_CPU *current_cpu, UINT regno, DI newval)
{
{
  SET_H_IACC0 (regno, newval);
  SET_H_IACC0 (regno, newval);
}
}
 
 
/* Get the value of h-iccr.  */
/* Get the value of h-iccr.  */
 
 
UQI
UQI
frvbf_h_iccr_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_iccr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return CPU (h_iccr[regno]);
  return CPU (h_iccr[regno]);
}
}
 
 
/* Set a value for h-iccr.  */
/* Set a value for h-iccr.  */
 
 
void
void
frvbf_h_iccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)
frvbf_h_iccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)
{
{
  CPU (h_iccr[regno]) = newval;
  CPU (h_iccr[regno]) = newval;
}
}
 
 
/* Get the value of h-fccr.  */
/* Get the value of h-fccr.  */
 
 
UQI
UQI
frvbf_h_fccr_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_fccr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return CPU (h_fccr[regno]);
  return CPU (h_fccr[regno]);
}
}
 
 
/* Set a value for h-fccr.  */
/* Set a value for h-fccr.  */
 
 
void
void
frvbf_h_fccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)
frvbf_h_fccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)
{
{
  CPU (h_fccr[regno]) = newval;
  CPU (h_fccr[regno]) = newval;
}
}
 
 
/* Get the value of h-cccr.  */
/* Get the value of h-cccr.  */
 
 
UQI
UQI
frvbf_h_cccr_get (SIM_CPU *current_cpu, UINT regno)
frvbf_h_cccr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return CPU (h_cccr[regno]);
  return CPU (h_cccr[regno]);
}
}
 
 
/* Set a value for h-cccr.  */
/* Set a value for h-cccr.  */
 
 
void
void
frvbf_h_cccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)
frvbf_h_cccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval)
{
{
  CPU (h_cccr[regno]) = newval;
  CPU (h_cccr[regno]) = newval;
}
}
 
 
/* Record trace results for INSN.  */
/* Record trace results for INSN.  */
 
 
void
void
frvbf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,
frvbf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,
                            int *indices, TRACE_RECORD *tr)
                            int *indices, TRACE_RECORD *tr)
{
{
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.