OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [m32c/] [sample.ld] - Diff between revs 827 and 840

Only display areas with differences | Details | Blame | View Log

Rev 827 Rev 840
/* sample2.ld --- linker script for sample2.x
/* sample2.ld --- linker script for sample2.x
Copyright (C) 2005, 2007, 2008 Free Software Foundation, Inc.
Copyright (C) 2005, 2007, 2008 Free Software Foundation, Inc.
Contributed by Red Hat, Inc.
Contributed by Red Hat, Inc.
This file is part of the GNU simulators.
This file is part of the GNU simulators.
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see .  */
along with this program.  If not, see .  */
/* See the 'sample2.x' target in Makefile.in.  */
/* See the 'sample2.x' target in Makefile.in.  */
ENTRY(_start)
ENTRY(_start)
MEMORY {
MEMORY {
        RAM1 (w) : ORIGIN = 0xc800, LENGTH = 0x0200
        RAM1 (w) : ORIGIN = 0xc800, LENGTH = 0x0200
        RAM2 (w) : ORIGIN = 0xca56, LENGTH = 0x1000
        RAM2 (w) : ORIGIN = 0xca56, LENGTH = 0x1000
        ROM  (w) : ORIGIN = 0x30000, LENGTH = 0x1000
        ROM  (w) : ORIGIN = 0x30000, LENGTH = 0x1000
}
}
SECTIONS {
SECTIONS {
        .data : {
        .data : {
                *(.data*)
                *(.data*)
        } > RAM1
        } > RAM1
        .text : {
        .text : {
                *(.text*)
                *(.text*)
        } > RAM2
        } > RAM2
        .fardata : {
        .fardata : {
                *(.fardata*)
                *(.fardata*)
        } > ROM
        } > ROM
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.