OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [gdb/] [ia64-linux-tdep.c] - Diff between revs 834 and 842

Only display areas with differences | Details | Blame | View Log

Rev 834 Rev 842
/* Target-dependent code for the IA-64 for GDB, the GNU debugger.
/* Target-dependent code for the IA-64 for GDB, the GNU debugger.
 
 
   Copyright (C) 2000, 2004, 2005, 2007, 2008, 2009, 2010
   Copyright (C) 2000, 2004, 2005, 2007, 2008, 2009, 2010
   Free Software Foundation, Inc.
   Free Software Foundation, Inc.
 
 
   This file is part of GDB.
   This file is part of GDB.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
#include "defs.h"
#include "defs.h"
#include "ia64-tdep.h"
#include "ia64-tdep.h"
#include "arch-utils.h"
#include "arch-utils.h"
#include "gdbcore.h"
#include "gdbcore.h"
#include "regcache.h"
#include "regcache.h"
#include "osabi.h"
#include "osabi.h"
#include "solib-svr4.h"
#include "solib-svr4.h"
#include "symtab.h"
#include "symtab.h"
 
 
/* The sigtramp code is in a non-readable (executable-only) region
/* The sigtramp code is in a non-readable (executable-only) region
   of memory called the ``gate page''.  The addresses in question
   of memory called the ``gate page''.  The addresses in question
   were determined by examining the system headers.  They are
   were determined by examining the system headers.  They are
   overly generous to allow for different pages sizes. */
   overly generous to allow for different pages sizes. */
 
 
#define GATE_AREA_START 0xa000000000000100LL
#define GATE_AREA_START 0xa000000000000100LL
#define GATE_AREA_END   0xa000000000020000LL
#define GATE_AREA_END   0xa000000000020000LL
 
 
/* Offset to sigcontext structure from frame of handler */
/* Offset to sigcontext structure from frame of handler */
#define IA64_LINUX_SIGCONTEXT_OFFSET 192
#define IA64_LINUX_SIGCONTEXT_OFFSET 192
 
 
static int
static int
ia64_linux_pc_in_sigtramp (CORE_ADDR pc)
ia64_linux_pc_in_sigtramp (CORE_ADDR pc)
{
{
  return (pc >= (CORE_ADDR) GATE_AREA_START && pc < (CORE_ADDR) GATE_AREA_END);
  return (pc >= (CORE_ADDR) GATE_AREA_START && pc < (CORE_ADDR) GATE_AREA_END);
}
}
 
 
/* IA-64 GNU/Linux specific function which, given a frame address and
/* IA-64 GNU/Linux specific function which, given a frame address and
   a register number, returns the address at which that register may be
   a register number, returns the address at which that register may be
   found.  0 is returned for registers which aren't stored in the the
   found.  0 is returned for registers which aren't stored in the the
   sigcontext structure. */
   sigcontext structure. */
 
 
static CORE_ADDR
static CORE_ADDR
ia64_linux_sigcontext_register_address (struct gdbarch *gdbarch,
ia64_linux_sigcontext_register_address (struct gdbarch *gdbarch,
                                        CORE_ADDR sp, int regno)
                                        CORE_ADDR sp, int regno)
{
{
  enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
  enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
  char buf[8];
  char buf[8];
  CORE_ADDR sigcontext_addr = 0;
  CORE_ADDR sigcontext_addr = 0;
 
 
  /* The address of the sigcontext area is found at offset 16 in the sigframe.  */
  /* The address of the sigcontext area is found at offset 16 in the sigframe.  */
  read_memory (sp + 16, buf, 8);
  read_memory (sp + 16, buf, 8);
  sigcontext_addr = extract_unsigned_integer (buf, 8, byte_order);
  sigcontext_addr = extract_unsigned_integer (buf, 8, byte_order);
 
 
  if (IA64_GR0_REGNUM <= regno && regno <= IA64_GR31_REGNUM)
  if (IA64_GR0_REGNUM <= regno && regno <= IA64_GR31_REGNUM)
    return sigcontext_addr + 200 + 8 * (regno - IA64_GR0_REGNUM);
    return sigcontext_addr + 200 + 8 * (regno - IA64_GR0_REGNUM);
  else if (IA64_BR0_REGNUM <= regno && regno <= IA64_BR7_REGNUM)
  else if (IA64_BR0_REGNUM <= regno && regno <= IA64_BR7_REGNUM)
    return sigcontext_addr + 136 + 8 * (regno - IA64_BR0_REGNUM);
    return sigcontext_addr + 136 + 8 * (regno - IA64_BR0_REGNUM);
  else if (IA64_FR0_REGNUM <= regno && regno <= IA64_FR127_REGNUM)
  else if (IA64_FR0_REGNUM <= regno && regno <= IA64_FR127_REGNUM)
    return sigcontext_addr + 464 + 16 * (regno - IA64_FR0_REGNUM);
    return sigcontext_addr + 464 + 16 * (regno - IA64_FR0_REGNUM);
  else
  else
    switch (regno)
    switch (regno)
      {
      {
      case IA64_IP_REGNUM :
      case IA64_IP_REGNUM :
        return sigcontext_addr + 40;
        return sigcontext_addr + 40;
      case IA64_CFM_REGNUM :
      case IA64_CFM_REGNUM :
        return sigcontext_addr + 48;
        return sigcontext_addr + 48;
      case IA64_PSR_REGNUM :
      case IA64_PSR_REGNUM :
        return sigcontext_addr + 56;            /* user mask only */
        return sigcontext_addr + 56;            /* user mask only */
      /* sc_ar_rsc is provided, from which we could compute bspstore, but
      /* sc_ar_rsc is provided, from which we could compute bspstore, but
         I don't think it's worth it.  Anyway, if we want it, it's at offset
         I don't think it's worth it.  Anyway, if we want it, it's at offset
         64 */
         64 */
      case IA64_BSP_REGNUM :
      case IA64_BSP_REGNUM :
        return sigcontext_addr + 72;
        return sigcontext_addr + 72;
      case IA64_RNAT_REGNUM :
      case IA64_RNAT_REGNUM :
        return sigcontext_addr + 80;
        return sigcontext_addr + 80;
      case IA64_CCV_REGNUM :
      case IA64_CCV_REGNUM :
        return sigcontext_addr + 88;
        return sigcontext_addr + 88;
      case IA64_UNAT_REGNUM :
      case IA64_UNAT_REGNUM :
        return sigcontext_addr + 96;
        return sigcontext_addr + 96;
      case IA64_FPSR_REGNUM :
      case IA64_FPSR_REGNUM :
        return sigcontext_addr + 104;
        return sigcontext_addr + 104;
      case IA64_PFS_REGNUM :
      case IA64_PFS_REGNUM :
        return sigcontext_addr + 112;
        return sigcontext_addr + 112;
      case IA64_LC_REGNUM :
      case IA64_LC_REGNUM :
        return sigcontext_addr + 120;
        return sigcontext_addr + 120;
      case IA64_PR_REGNUM :
      case IA64_PR_REGNUM :
        return sigcontext_addr + 128;
        return sigcontext_addr + 128;
      default :
      default :
        return 0;
        return 0;
      }
      }
}
}
 
 
static void
static void
ia64_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)
ia64_linux_write_pc (struct regcache *regcache, CORE_ADDR pc)
{
{
  ia64_write_pc (regcache, pc);
  ia64_write_pc (regcache, pc);
 
 
  /* We must be careful with modifying the instruction-pointer: if we
  /* We must be careful with modifying the instruction-pointer: if we
     just interrupt a system call, the kernel would ordinarily try to
     just interrupt a system call, the kernel would ordinarily try to
     restart it when we resume the inferior, which typically results
     restart it when we resume the inferior, which typically results
     in SIGSEGV or SIGILL.  We prevent this by clearing r10, which
     in SIGSEGV or SIGILL.  We prevent this by clearing r10, which
     will tell the kernel that r8 does NOT contain a valid error code
     will tell the kernel that r8 does NOT contain a valid error code
     and hence it will skip system-call restart.
     and hence it will skip system-call restart.
 
 
     The clearing of r10 is safe as long as ia64_write_pc() is only
     The clearing of r10 is safe as long as ia64_write_pc() is only
     called as part of setting up an inferior call.  */
     called as part of setting up an inferior call.  */
  regcache_cooked_write_unsigned (regcache, IA64_GR10_REGNUM, 0);
  regcache_cooked_write_unsigned (regcache, IA64_GR10_REGNUM, 0);
}
}
 
 
static void
static void
ia64_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)
ia64_linux_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)
{
{
  struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
  struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
 
 
  /* Set the method of obtaining the sigcontext addresses at which
  /* Set the method of obtaining the sigcontext addresses at which
     registers are saved.  */
     registers are saved.  */
  tdep->sigcontext_register_address = ia64_linux_sigcontext_register_address;
  tdep->sigcontext_register_address = ia64_linux_sigcontext_register_address;
 
 
  /* Set the pc_in_sigtramp method.  */
  /* Set the pc_in_sigtramp method.  */
  tdep->pc_in_sigtramp = ia64_linux_pc_in_sigtramp;
  tdep->pc_in_sigtramp = ia64_linux_pc_in_sigtramp;
 
 
  set_gdbarch_write_pc (gdbarch, ia64_linux_write_pc);
  set_gdbarch_write_pc (gdbarch, ia64_linux_write_pc);
 
 
  set_gdbarch_skip_trampoline_code (gdbarch, find_solib_trampoline_target);
  set_gdbarch_skip_trampoline_code (gdbarch, find_solib_trampoline_target);
 
 
  set_solib_svr4_fetch_link_map_offsets
  set_solib_svr4_fetch_link_map_offsets
    (gdbarch, svr4_lp64_fetch_link_map_offsets);
    (gdbarch, svr4_lp64_fetch_link_map_offsets);
 
 
  /* Enable TLS support.  */
  /* Enable TLS support.  */
  set_gdbarch_fetch_tls_load_module_address (gdbarch,
  set_gdbarch_fetch_tls_load_module_address (gdbarch,
                                             svr4_fetch_objfile_link_map);
                                             svr4_fetch_objfile_link_map);
}
}
 
 
/* Provide a prototype to silence -Wmissing-prototypes.  */
/* Provide a prototype to silence -Wmissing-prototypes.  */
extern initialize_file_ftype _initialize_ia64_linux_tdep;
extern initialize_file_ftype _initialize_ia64_linux_tdep;
 
 
void
void
_initialize_ia64_linux_tdep (void)
_initialize_ia64_linux_tdep (void)
{
{
  gdbarch_register_osabi (bfd_arch_ia64, 0, GDB_OSABI_LINUX,
  gdbarch_register_osabi (bfd_arch_ia64, 0, GDB_OSABI_LINUX,
                          ia64_linux_init_abi);
                          ia64_linux_init_abi);
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.