OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [opcodes/] [xc16x-dis.c] - Diff between revs 834 and 842

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 834 Rev 842
/* Disassembler interface for targets using CGEN. -*- C -*-
/* Disassembler interface for targets using CGEN. -*- C -*-
   CGEN: Cpu tools GENerator
   CGEN: Cpu tools GENerator
 
 
   THIS FILE IS MACHINE GENERATED WITH CGEN.
   THIS FILE IS MACHINE GENERATED WITH CGEN.
   - the resultant file is machine generated, cgen-dis.in isn't
   - the resultant file is machine generated, cgen-dis.in isn't
 
 
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2005, 2007,
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2005, 2007,
   2008, 2010  Free Software Foundation, Inc.
   2008, 2010  Free Software Foundation, Inc.
 
 
   This file is part of libopcodes.
   This file is part of libopcodes.
 
 
   This library is free software; you can redistribute it and/or modify
   This library is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   the Free Software Foundation; either version 3, or (at your option)
   any later version.
   any later version.
 
 
   It is distributed in the hope that it will be useful, but WITHOUT
   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
   License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software Foundation, Inc.,
   along with this program; if not, write to the Free Software Foundation, Inc.,
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
 
 
/* ??? Eventually more and more of this stuff can go to cpu-independent files.
/* ??? Eventually more and more of this stuff can go to cpu-independent files.
   Keep that in mind.  */
   Keep that in mind.  */
 
 
#include "sysdep.h"
#include "sysdep.h"
#include <stdio.h>
#include <stdio.h>
#include "ansidecl.h"
#include "ansidecl.h"
#include "dis-asm.h"
#include "dis-asm.h"
#include "bfd.h"
#include "bfd.h"
#include "symcat.h"
#include "symcat.h"
#include "libiberty.h"
#include "libiberty.h"
#include "xc16x-desc.h"
#include "xc16x-desc.h"
#include "xc16x-opc.h"
#include "xc16x-opc.h"
#include "opintl.h"
#include "opintl.h"
 
 
/* Default text to print if an instruction isn't recognized.  */
/* Default text to print if an instruction isn't recognized.  */
#define UNKNOWN_INSN_MSG _("*unknown*")
#define UNKNOWN_INSN_MSG _("*unknown*")
 
 
static void print_normal
static void print_normal
  (CGEN_CPU_DESC, void *, long, unsigned int, bfd_vma, int);
  (CGEN_CPU_DESC, void *, long, unsigned int, bfd_vma, int);
static void print_address
static void print_address
  (CGEN_CPU_DESC, void *, bfd_vma, unsigned int, bfd_vma, int) ATTRIBUTE_UNUSED;
  (CGEN_CPU_DESC, void *, bfd_vma, unsigned int, bfd_vma, int) ATTRIBUTE_UNUSED;
static void print_keyword
static void print_keyword
  (CGEN_CPU_DESC, void *, CGEN_KEYWORD *, long, unsigned int) ATTRIBUTE_UNUSED;
  (CGEN_CPU_DESC, void *, CGEN_KEYWORD *, long, unsigned int) ATTRIBUTE_UNUSED;
static void print_insn_normal
static void print_insn_normal
  (CGEN_CPU_DESC, void *, const CGEN_INSN *, CGEN_FIELDS *, bfd_vma, int);
  (CGEN_CPU_DESC, void *, const CGEN_INSN *, CGEN_FIELDS *, bfd_vma, int);
static int print_insn
static int print_insn
  (CGEN_CPU_DESC, bfd_vma,  disassemble_info *, bfd_byte *, unsigned);
  (CGEN_CPU_DESC, bfd_vma,  disassemble_info *, bfd_byte *, unsigned);
static int default_print_insn
static int default_print_insn
  (CGEN_CPU_DESC, bfd_vma, disassemble_info *) ATTRIBUTE_UNUSED;
  (CGEN_CPU_DESC, bfd_vma, disassemble_info *) ATTRIBUTE_UNUSED;
static int read_insn
static int read_insn
  (CGEN_CPU_DESC, bfd_vma, disassemble_info *, bfd_byte *, int, CGEN_EXTRACT_INFO *,
  (CGEN_CPU_DESC, bfd_vma, disassemble_info *, bfd_byte *, int, CGEN_EXTRACT_INFO *,
   unsigned long *);
   unsigned long *);


/* -- disassembler routines inserted here.  */
/* -- disassembler routines inserted here.  */
 
 
/* -- dis.c */
/* -- dis.c */
 
 
/* Print an operand with a "." prefix.
/* Print an operand with a "." prefix.
   NOTE: This prints the operand in hex.
   NOTE: This prints the operand in hex.
   ??? This exists to maintain disassembler compatibility with previous
   ??? This exists to maintain disassembler compatibility with previous
   versions.  Ideally we'd print the "." in print_dot.  */
   versions.  Ideally we'd print the "." in print_dot.  */
 
 
static void
static void
print_with_dot_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_with_dot_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
                       void * dis_info,
                       void * dis_info,
                       long value,
                       long value,
                       unsigned attrs ATTRIBUTE_UNUSED,
                       unsigned attrs ATTRIBUTE_UNUSED,
                       bfd_vma pc ATTRIBUTE_UNUSED,
                       bfd_vma pc ATTRIBUTE_UNUSED,
                       int length ATTRIBUTE_UNUSED)
                       int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  info->fprintf_func (info->stream, ".");
  info->fprintf_func (info->stream, ".");
  info->fprintf_func (info->stream, "0x%lx", value);
  info->fprintf_func (info->stream, "0x%lx", value);
}
}
 
 
/* Print an operand with a "#pof:" prefix.
/* Print an operand with a "#pof:" prefix.
   NOTE: This prints the operand as an address.
   NOTE: This prints the operand as an address.
   ??? This exists to maintain disassembler compatibility with previous
   ??? This exists to maintain disassembler compatibility with previous
   versions.  Ideally we'd print "#pof:" in print_pof.  */
   versions.  Ideally we'd print "#pof:" in print_pof.  */
 
 
static void
static void
print_with_pof_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_with_pof_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
                       void * dis_info,
                       void * dis_info,
                       bfd_vma value,
                       bfd_vma value,
                       unsigned attrs ATTRIBUTE_UNUSED,
                       unsigned attrs ATTRIBUTE_UNUSED,
                       bfd_vma pc ATTRIBUTE_UNUSED,
                       bfd_vma pc ATTRIBUTE_UNUSED,
                       int length ATTRIBUTE_UNUSED)
                       int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  info->fprintf_func (info->stream, "#pof:");
  info->fprintf_func (info->stream, "#pof:");
  info->fprintf_func (info->stream, "0x%lx", (long) value);
  info->fprintf_func (info->stream, "0x%lx", (long) value);
}
}
 
 
/* Print an operand with a "#pag:" prefix.
/* Print an operand with a "#pag:" prefix.
   NOTE: This prints the operand in hex.
   NOTE: This prints the operand in hex.
   ??? This exists to maintain disassembler compatibility with previous
   ??? This exists to maintain disassembler compatibility with previous
   versions.  Ideally we'd print "#pag:" in print_pag.  */
   versions.  Ideally we'd print "#pag:" in print_pag.  */
 
 
static void
static void
print_with_pag_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_with_pag_prefix (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
                       void * dis_info,
                       void * dis_info,
                       long value,
                       long value,
                       unsigned attrs ATTRIBUTE_UNUSED,
                       unsigned attrs ATTRIBUTE_UNUSED,
                       bfd_vma pc ATTRIBUTE_UNUSED,
                       bfd_vma pc ATTRIBUTE_UNUSED,
                       int length ATTRIBUTE_UNUSED)
                       int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  info->fprintf_func (info->stream, "#pag:");
  info->fprintf_func (info->stream, "#pag:");
  info->fprintf_func (info->stream, "0x%lx", value);
  info->fprintf_func (info->stream, "0x%lx", value);
}
}
 
 
/* Print a 'pof:' prefix to an operand.  */
/* Print a 'pof:' prefix to an operand.  */
 
 
static void
static void
print_pof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_pof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
           void * dis_info ATTRIBUTE_UNUSED,
           void * dis_info ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           int length ATTRIBUTE_UNUSED)
           int length ATTRIBUTE_UNUSED)
{
{
}
}
 
 
/* Print a 'pag:' prefix to an operand.  */
/* Print a 'pag:' prefix to an operand.  */
 
 
static void
static void
print_pag (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_pag (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
           void * dis_info ATTRIBUTE_UNUSED,
           void * dis_info ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           int length ATTRIBUTE_UNUSED)
           int length ATTRIBUTE_UNUSED)
{
{
}
}
 
 
/* Print a 'sof:' prefix to an operand.  */
/* Print a 'sof:' prefix to an operand.  */
 
 
static void
static void
print_sof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_sof (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
           void * dis_info,
           void * dis_info,
           long value ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           int length ATTRIBUTE_UNUSED)
           int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  info->fprintf_func (info->stream, "sof:");
  info->fprintf_func (info->stream, "sof:");
}
}
 
 
/* Print a 'seg:' prefix to an operand.  */
/* Print a 'seg:' prefix to an operand.  */
 
 
static void
static void
print_seg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_seg (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
           void * dis_info,
           void * dis_info,
           long value ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           int length ATTRIBUTE_UNUSED)
           int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  info->fprintf_func (info->stream, "seg:");
  info->fprintf_func (info->stream, "seg:");
}
}
 
 
/* Print a '#' prefix to an operand.  */
/* Print a '#' prefix to an operand.  */
 
 
static void
static void
print_hash (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_hash (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
            void * dis_info,
            void * dis_info,
            long value ATTRIBUTE_UNUSED,
            long value ATTRIBUTE_UNUSED,
            unsigned int attrs ATTRIBUTE_UNUSED,
            unsigned int attrs ATTRIBUTE_UNUSED,
            bfd_vma pc ATTRIBUTE_UNUSED,
            bfd_vma pc ATTRIBUTE_UNUSED,
            int length ATTRIBUTE_UNUSED)
            int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  info->fprintf_func (info->stream, "#");
  info->fprintf_func (info->stream, "#");
}
}
 
 
/* Print a '.' prefix to an operand.  */
/* Print a '.' prefix to an operand.  */
 
 
static void
static void
print_dot (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_dot (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
           void * dis_info ATTRIBUTE_UNUSED,
           void * dis_info ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           long value ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           unsigned int attrs ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           bfd_vma pc ATTRIBUTE_UNUSED,
           int length ATTRIBUTE_UNUSED)
           int length ATTRIBUTE_UNUSED)
{
{
}
}
 
 
/* -- */
/* -- */
 
 
void xc16x_cgen_print_operand
void xc16x_cgen_print_operand
  (CGEN_CPU_DESC, int, PTR, CGEN_FIELDS *, void const *, bfd_vma, int);
  (CGEN_CPU_DESC, int, PTR, CGEN_FIELDS *, void const *, bfd_vma, int);
 
 
/* Main entry point for printing operands.
/* Main entry point for printing operands.
   XINFO is a `void *' and not a `disassemble_info *' to not put a requirement
   XINFO is a `void *' and not a `disassemble_info *' to not put a requirement
   of dis-asm.h on cgen.h.
   of dis-asm.h on cgen.h.
 
 
   This function is basically just a big switch statement.  Earlier versions
   This function is basically just a big switch statement.  Earlier versions
   used tables to look up the function to use, but
   used tables to look up the function to use, but
   - if the table contains both assembler and disassembler functions then
   - if the table contains both assembler and disassembler functions then
     the disassembler contains much of the assembler and vice-versa,
     the disassembler contains much of the assembler and vice-versa,
   - there's a lot of inlining possibilities as things grow,
   - there's a lot of inlining possibilities as things grow,
   - using a switch statement avoids the function call overhead.
   - using a switch statement avoids the function call overhead.
 
 
   This function could be moved into `print_insn_normal', but keeping it
   This function could be moved into `print_insn_normal', but keeping it
   separate makes clear the interface between `print_insn_normal' and each of
   separate makes clear the interface between `print_insn_normal' and each of
   the handlers.  */
   the handlers.  */
 
 
void
void
xc16x_cgen_print_operand (CGEN_CPU_DESC cd,
xc16x_cgen_print_operand (CGEN_CPU_DESC cd,
                           int opindex,
                           int opindex,
                           void * xinfo,
                           void * xinfo,
                           CGEN_FIELDS *fields,
                           CGEN_FIELDS *fields,
                           void const *attrs ATTRIBUTE_UNUSED,
                           void const *attrs ATTRIBUTE_UNUSED,
                           bfd_vma pc,
                           bfd_vma pc,
                           int length)
                           int length)
{
{
  disassemble_info *info = (disassemble_info *) xinfo;
  disassemble_info *info = (disassemble_info *) xinfo;
 
 
  switch (opindex)
  switch (opindex)
    {
    {
    case XC16X_OPERAND_REGNAM :
    case XC16X_OPERAND_REGNAM :
      print_keyword (cd, info, & xc16x_cgen_opval_psw_names, fields->f_reg8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_psw_names, fields->f_reg8, 0);
      break;
      break;
    case XC16X_OPERAND_BIT01 :
    case XC16X_OPERAND_BIT01 :
      print_normal (cd, info, fields->f_op_1bit, 0, pc, length);
      print_normal (cd, info, fields->f_op_1bit, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_BIT1 :
    case XC16X_OPERAND_BIT1 :
      print_normal (cd, info, fields->f_op_bit1, 0, pc, length);
      print_normal (cd, info, fields->f_op_bit1, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_BIT2 :
    case XC16X_OPERAND_BIT2 :
      print_normal (cd, info, fields->f_op_bit2, 0, pc, length);
      print_normal (cd, info, fields->f_op_bit2, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_BIT4 :
    case XC16X_OPERAND_BIT4 :
      print_normal (cd, info, fields->f_op_bit4, 0, pc, length);
      print_normal (cd, info, fields->f_op_bit4, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_BIT8 :
    case XC16X_OPERAND_BIT8 :
      print_normal (cd, info, fields->f_op_bit8, 0, pc, length);
      print_normal (cd, info, fields->f_op_bit8, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_BITONE :
    case XC16X_OPERAND_BITONE :
      print_normal (cd, info, fields->f_op_onebit, 0, pc, length);
      print_normal (cd, info, fields->f_op_onebit, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_CADDR :
    case XC16X_OPERAND_CADDR :
      print_address (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
      print_address (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
      break;
      break;
    case XC16X_OPERAND_COND :
    case XC16X_OPERAND_COND :
      print_keyword (cd, info, & xc16x_cgen_opval_conditioncode_names, fields->f_condcode, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_conditioncode_names, fields->f_condcode, 0);
      break;
      break;
    case XC16X_OPERAND_DATA8 :
    case XC16X_OPERAND_DATA8 :
      print_normal (cd, info, fields->f_data8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_data8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_DATAHI8 :
    case XC16X_OPERAND_DATAHI8 :
      print_normal (cd, info, fields->f_datahi8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_datahi8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_DOT :
    case XC16X_OPERAND_DOT :
      print_dot (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      print_dot (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      break;
      break;
    case XC16X_OPERAND_DR :
    case XC16X_OPERAND_DR :
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r1, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r1, 0);
      break;
      break;
    case XC16X_OPERAND_DRB :
    case XC16X_OPERAND_DRB :
      print_keyword (cd, info, & xc16x_cgen_opval_grb_names, fields->f_r1, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_grb_names, fields->f_r1, 0);
      break;
      break;
    case XC16X_OPERAND_DRI :
    case XC16X_OPERAND_DRI :
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r4, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r4, 0);
      break;
      break;
    case XC16X_OPERAND_EXTCOND :
    case XC16X_OPERAND_EXTCOND :
      print_keyword (cd, info, & xc16x_cgen_opval_extconditioncode_names, fields->f_extccode, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_extconditioncode_names, fields->f_extccode, 0);
      break;
      break;
    case XC16X_OPERAND_GENREG :
    case XC16X_OPERAND_GENREG :
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_regb8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_regb8, 0);
      break;
      break;
    case XC16X_OPERAND_HASH :
    case XC16X_OPERAND_HASH :
      print_hash (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      print_hash (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      break;
      break;
    case XC16X_OPERAND_ICOND :
    case XC16X_OPERAND_ICOND :
      print_keyword (cd, info, & xc16x_cgen_opval_conditioncode_names, fields->f_icondcode, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_conditioncode_names, fields->f_icondcode, 0);
      break;
      break;
    case XC16X_OPERAND_LBIT2 :
    case XC16X_OPERAND_LBIT2 :
      print_normal (cd, info, fields->f_op_lbit2, 0, pc, length);
      print_normal (cd, info, fields->f_op_lbit2, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_LBIT4 :
    case XC16X_OPERAND_LBIT4 :
      print_normal (cd, info, fields->f_op_lbit4, 0, pc, length);
      print_normal (cd, info, fields->f_op_lbit4, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_MASK8 :
    case XC16X_OPERAND_MASK8 :
      print_normal (cd, info, fields->f_mask8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_mask8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_MASKLO8 :
    case XC16X_OPERAND_MASKLO8 :
      print_normal (cd, info, fields->f_datahi8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_datahi8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_MEMGR8 :
    case XC16X_OPERAND_MEMGR8 :
      print_keyword (cd, info, & xc16x_cgen_opval_memgr8_names, fields->f_memgr8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_memgr8_names, fields->f_memgr8, 0);
      break;
      break;
    case XC16X_OPERAND_MEMORY :
    case XC16X_OPERAND_MEMORY :
      print_address (cd, info, fields->f_memory, 0, pc, length);
      print_address (cd, info, fields->f_memory, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_PAG :
    case XC16X_OPERAND_PAG :
      print_pag (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      print_pag (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      break;
      break;
    case XC16X_OPERAND_PAGENUM :
    case XC16X_OPERAND_PAGENUM :
      print_normal (cd, info, fields->f_pagenum, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_pagenum, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_POF :
    case XC16X_OPERAND_POF :
      print_pof (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      print_pof (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      break;
      break;
    case XC16X_OPERAND_QBIT :
    case XC16X_OPERAND_QBIT :
      print_with_dot_prefix (cd, info, fields->f_qbit, 0|(1<<CGEN_OPERAND_DOT_PREFIX), pc, length);
      print_with_dot_prefix (cd, info, fields->f_qbit, 0|(1<<CGEN_OPERAND_DOT_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_QHIBIT :
    case XC16X_OPERAND_QHIBIT :
      print_with_dot_prefix (cd, info, fields->f_qhibit, 0|(1<<CGEN_OPERAND_DOT_PREFIX), pc, length);
      print_with_dot_prefix (cd, info, fields->f_qhibit, 0|(1<<CGEN_OPERAND_DOT_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_QLOBIT :
    case XC16X_OPERAND_QLOBIT :
      print_with_dot_prefix (cd, info, fields->f_qlobit, 0|(1<<CGEN_OPERAND_DOT_PREFIX), pc, length);
      print_with_dot_prefix (cd, info, fields->f_qlobit, 0|(1<<CGEN_OPERAND_DOT_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_REG8 :
    case XC16X_OPERAND_REG8 :
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_reg8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_reg8, 0);
      break;
      break;
    case XC16X_OPERAND_REGB8 :
    case XC16X_OPERAND_REGB8 :
      print_keyword (cd, info, & xc16x_cgen_opval_grb8_names, fields->f_regb8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_grb8_names, fields->f_regb8, 0);
      break;
      break;
    case XC16X_OPERAND_REGBMEM8 :
    case XC16X_OPERAND_REGBMEM8 :
      print_keyword (cd, info, & xc16x_cgen_opval_regbmem8_names, fields->f_regmem8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_regbmem8_names, fields->f_regmem8, 0);
      break;
      break;
    case XC16X_OPERAND_REGHI8 :
    case XC16X_OPERAND_REGHI8 :
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_reghi8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_reghi8, 0);
      break;
      break;
    case XC16X_OPERAND_REGMEM8 :
    case XC16X_OPERAND_REGMEM8 :
      print_keyword (cd, info, & xc16x_cgen_opval_regmem8_names, fields->f_regmem8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_regmem8_names, fields->f_regmem8, 0);
      break;
      break;
    case XC16X_OPERAND_REGOFF8 :
    case XC16X_OPERAND_REGOFF8 :
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_regoff8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_r8_names, fields->f_regoff8, 0);
      break;
      break;
    case XC16X_OPERAND_REL :
    case XC16X_OPERAND_REL :
      print_normal (cd, info, fields->f_rel8, 0|(1<<CGEN_OPERAND_SIGNED)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
      print_normal (cd, info, fields->f_rel8, 0|(1<<CGEN_OPERAND_SIGNED)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
      break;
      break;
    case XC16X_OPERAND_RELHI :
    case XC16X_OPERAND_RELHI :
      print_normal (cd, info, fields->f_relhi8, 0|(1<<CGEN_OPERAND_SIGNED)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
      print_normal (cd, info, fields->f_relhi8, 0|(1<<CGEN_OPERAND_SIGNED)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
      break;
      break;
    case XC16X_OPERAND_SEG :
    case XC16X_OPERAND_SEG :
      print_normal (cd, info, fields->f_seg8, 0, pc, length);
      print_normal (cd, info, fields->f_seg8, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_SEGHI8 :
    case XC16X_OPERAND_SEGHI8 :
      print_normal (cd, info, fields->f_segnum8, 0, pc, length);
      print_normal (cd, info, fields->f_segnum8, 0, pc, length);
      break;
      break;
    case XC16X_OPERAND_SEGM :
    case XC16X_OPERAND_SEGM :
      print_seg (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      print_seg (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      break;
      break;
    case XC16X_OPERAND_SOF :
    case XC16X_OPERAND_SOF :
      print_sof (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      print_sof (cd, info, 0, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
      break;
      break;
    case XC16X_OPERAND_SR :
    case XC16X_OPERAND_SR :
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r2, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r2, 0);
      break;
      break;
    case XC16X_OPERAND_SR2 :
    case XC16X_OPERAND_SR2 :
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r0, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r0, 0);
      break;
      break;
    case XC16X_OPERAND_SRB :
    case XC16X_OPERAND_SRB :
      print_keyword (cd, info, & xc16x_cgen_opval_grb_names, fields->f_r2, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_grb_names, fields->f_r2, 0);
      break;
      break;
    case XC16X_OPERAND_SRC1 :
    case XC16X_OPERAND_SRC1 :
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r1, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r1, 0);
      break;
      break;
    case XC16X_OPERAND_SRC2 :
    case XC16X_OPERAND_SRC2 :
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r2, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_gr_names, fields->f_r2, 0);
      break;
      break;
    case XC16X_OPERAND_SRDIV :
    case XC16X_OPERAND_SRDIV :
      print_keyword (cd, info, & xc16x_cgen_opval_regdiv8_names, fields->f_reg8, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_regdiv8_names, fields->f_reg8, 0);
      break;
      break;
    case XC16X_OPERAND_U4 :
    case XC16X_OPERAND_U4 :
      print_keyword (cd, info, & xc16x_cgen_opval_reg0_name, fields->f_uimm4, 0);
      print_keyword (cd, info, & xc16x_cgen_opval_reg0_name, fields->f_uimm4, 0);
      break;
      break;
    case XC16X_OPERAND_UIMM16 :
    case XC16X_OPERAND_UIMM16 :
      print_normal (cd, info, fields->f_uimm16, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_uimm16, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_UIMM2 :
    case XC16X_OPERAND_UIMM2 :
      print_keyword (cd, info, & xc16x_cgen_opval_ext_names, fields->f_uimm2, 0|(1<<CGEN_OPERAND_HASH_PREFIX));
      print_keyword (cd, info, & xc16x_cgen_opval_ext_names, fields->f_uimm2, 0|(1<<CGEN_OPERAND_HASH_PREFIX));
      break;
      break;
    case XC16X_OPERAND_UIMM3 :
    case XC16X_OPERAND_UIMM3 :
      print_keyword (cd, info, & xc16x_cgen_opval_reg0_name1, fields->f_uimm3, 0|(1<<CGEN_OPERAND_HASH_PREFIX));
      print_keyword (cd, info, & xc16x_cgen_opval_reg0_name1, fields->f_uimm3, 0|(1<<CGEN_OPERAND_HASH_PREFIX));
      break;
      break;
    case XC16X_OPERAND_UIMM4 :
    case XC16X_OPERAND_UIMM4 :
      print_normal (cd, info, fields->f_uimm4, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_uimm4, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_UIMM7 :
    case XC16X_OPERAND_UIMM7 :
      print_normal (cd, info, fields->f_uimm7, 0|(1<<CGEN_OPERAND_HASH_PREFIX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
      print_normal (cd, info, fields->f_uimm7, 0|(1<<CGEN_OPERAND_HASH_PREFIX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
      break;
      break;
    case XC16X_OPERAND_UIMM8 :
    case XC16X_OPERAND_UIMM8 :
      print_normal (cd, info, fields->f_uimm8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      print_normal (cd, info, fields->f_uimm8, 0|(1<<CGEN_OPERAND_HASH_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_UPAG16 :
    case XC16X_OPERAND_UPAG16 :
      print_with_pag_prefix (cd, info, fields->f_uimm16, 0|(1<<CGEN_OPERAND_PAG_PREFIX), pc, length);
      print_with_pag_prefix (cd, info, fields->f_uimm16, 0|(1<<CGEN_OPERAND_PAG_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_UPOF16 :
    case XC16X_OPERAND_UPOF16 :
      print_with_pof_prefix (cd, info, fields->f_memory, 0|(1<<CGEN_OPERAND_POF_PREFIX), pc, length);
      print_with_pof_prefix (cd, info, fields->f_memory, 0|(1<<CGEN_OPERAND_POF_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_USEG16 :
    case XC16X_OPERAND_USEG16 :
      print_normal (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_SEG_PREFIX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
      print_normal (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_SEG_PREFIX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
      break;
      break;
    case XC16X_OPERAND_USEG8 :
    case XC16X_OPERAND_USEG8 :
      print_normal (cd, info, fields->f_seg8, 0|(1<<CGEN_OPERAND_SEG_PREFIX), pc, length);
      print_normal (cd, info, fields->f_seg8, 0|(1<<CGEN_OPERAND_SEG_PREFIX), pc, length);
      break;
      break;
    case XC16X_OPERAND_USOF16 :
    case XC16X_OPERAND_USOF16 :
      print_normal (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_SOF_PREFIX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
      print_normal (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_SOF_PREFIX)|(1<<CGEN_OPERAND_RELOC)|(1<<CGEN_OPERAND_ABS_ADDR), pc, length);
      break;
      break;
 
 
    default :
    default :
      /* xgettext:c-format */
      /* xgettext:c-format */
      fprintf (stderr, _("Unrecognized field %d while printing insn.\n"),
      fprintf (stderr, _("Unrecognized field %d while printing insn.\n"),
               opindex);
               opindex);
    abort ();
    abort ();
  }
  }
}
}
 
 
cgen_print_fn * const xc16x_cgen_print_handlers[] =
cgen_print_fn * const xc16x_cgen_print_handlers[] =
{
{
  print_insn_normal,
  print_insn_normal,
};
};
 
 
 
 
void
void
xc16x_cgen_init_dis (CGEN_CPU_DESC cd)
xc16x_cgen_init_dis (CGEN_CPU_DESC cd)
{
{
  xc16x_cgen_init_opcode_table (cd);
  xc16x_cgen_init_opcode_table (cd);
  xc16x_cgen_init_ibld_table (cd);
  xc16x_cgen_init_ibld_table (cd);
  cd->print_handlers = & xc16x_cgen_print_handlers[0];
  cd->print_handlers = & xc16x_cgen_print_handlers[0];
  cd->print_operand = xc16x_cgen_print_operand;
  cd->print_operand = xc16x_cgen_print_operand;
}
}
 
 


/* Default print handler.  */
/* Default print handler.  */
 
 
static void
static void
print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
              void *dis_info,
              void *dis_info,
              long value,
              long value,
              unsigned int attrs,
              unsigned int attrs,
              bfd_vma pc ATTRIBUTE_UNUSED,
              bfd_vma pc ATTRIBUTE_UNUSED,
              int length ATTRIBUTE_UNUSED)
              int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  /* Print the operand as directed by the attributes.  */
  /* Print the operand as directed by the attributes.  */
  if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
  if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
    ; /* nothing to do */
    ; /* nothing to do */
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
    (*info->fprintf_func) (info->stream, "%ld", value);
    (*info->fprintf_func) (info->stream, "%ld", value);
  else
  else
    (*info->fprintf_func) (info->stream, "0x%lx", value);
    (*info->fprintf_func) (info->stream, "0x%lx", value);
}
}
 
 
/* Default address handler.  */
/* Default address handler.  */
 
 
static void
static void
print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
               void *dis_info,
               void *dis_info,
               bfd_vma value,
               bfd_vma value,
               unsigned int attrs,
               unsigned int attrs,
               bfd_vma pc ATTRIBUTE_UNUSED,
               bfd_vma pc ATTRIBUTE_UNUSED,
               int length ATTRIBUTE_UNUSED)
               int length ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
 
 
  /* Print the operand as directed by the attributes.  */
  /* Print the operand as directed by the attributes.  */
  if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
  if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
    ; /* Nothing to do.  */
    ; /* Nothing to do.  */
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_PCREL_ADDR))
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_PCREL_ADDR))
    (*info->print_address_func) (value, info);
    (*info->print_address_func) (value, info);
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_ABS_ADDR))
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_ABS_ADDR))
    (*info->print_address_func) (value, info);
    (*info->print_address_func) (value, info);
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
  else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
    (*info->fprintf_func) (info->stream, "%ld", (long) value);
    (*info->fprintf_func) (info->stream, "%ld", (long) value);
  else
  else
    (*info->fprintf_func) (info->stream, "0x%lx", (long) value);
    (*info->fprintf_func) (info->stream, "0x%lx", (long) value);
}
}
 
 
/* Keyword print handler.  */
/* Keyword print handler.  */
 
 
static void
static void
print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
               void *dis_info,
               void *dis_info,
               CGEN_KEYWORD *keyword_table,
               CGEN_KEYWORD *keyword_table,
               long value,
               long value,
               unsigned int attrs ATTRIBUTE_UNUSED)
               unsigned int attrs ATTRIBUTE_UNUSED)
{
{
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
  const CGEN_KEYWORD_ENTRY *ke;
  const CGEN_KEYWORD_ENTRY *ke;
 
 
  ke = cgen_keyword_lookup_value (keyword_table, value);
  ke = cgen_keyword_lookup_value (keyword_table, value);
  if (ke != NULL)
  if (ke != NULL)
    (*info->fprintf_func) (info->stream, "%s", ke->name);
    (*info->fprintf_func) (info->stream, "%s", ke->name);
  else
  else
    (*info->fprintf_func) (info->stream, "???");
    (*info->fprintf_func) (info->stream, "???");
}
}


/* Default insn printer.
/* Default insn printer.
 
 
   DIS_INFO is defined as `void *' so the disassembler needn't know anything
   DIS_INFO is defined as `void *' so the disassembler needn't know anything
   about disassemble_info.  */
   about disassemble_info.  */
 
 
static void
static void
print_insn_normal (CGEN_CPU_DESC cd,
print_insn_normal (CGEN_CPU_DESC cd,
                   void *dis_info,
                   void *dis_info,
                   const CGEN_INSN *insn,
                   const CGEN_INSN *insn,
                   CGEN_FIELDS *fields,
                   CGEN_FIELDS *fields,
                   bfd_vma pc,
                   bfd_vma pc,
                   int length)
                   int length)
{
{
  const CGEN_SYNTAX *syntax = CGEN_INSN_SYNTAX (insn);
  const CGEN_SYNTAX *syntax = CGEN_INSN_SYNTAX (insn);
  disassemble_info *info = (disassemble_info *) dis_info;
  disassemble_info *info = (disassemble_info *) dis_info;
  const CGEN_SYNTAX_CHAR_TYPE *syn;
  const CGEN_SYNTAX_CHAR_TYPE *syn;
 
 
  CGEN_INIT_PRINT (cd);
  CGEN_INIT_PRINT (cd);
 
 
  for (syn = CGEN_SYNTAX_STRING (syntax); *syn; ++syn)
  for (syn = CGEN_SYNTAX_STRING (syntax); *syn; ++syn)
    {
    {
      if (CGEN_SYNTAX_MNEMONIC_P (*syn))
      if (CGEN_SYNTAX_MNEMONIC_P (*syn))
        {
        {
          (*info->fprintf_func) (info->stream, "%s", CGEN_INSN_MNEMONIC (insn));
          (*info->fprintf_func) (info->stream, "%s", CGEN_INSN_MNEMONIC (insn));
          continue;
          continue;
        }
        }
      if (CGEN_SYNTAX_CHAR_P (*syn))
      if (CGEN_SYNTAX_CHAR_P (*syn))
        {
        {
          (*info->fprintf_func) (info->stream, "%c", CGEN_SYNTAX_CHAR (*syn));
          (*info->fprintf_func) (info->stream, "%c", CGEN_SYNTAX_CHAR (*syn));
          continue;
          continue;
        }
        }
 
 
      /* We have an operand.  */
      /* We have an operand.  */
      xc16x_cgen_print_operand (cd, CGEN_SYNTAX_FIELD (*syn), info,
      xc16x_cgen_print_operand (cd, CGEN_SYNTAX_FIELD (*syn), info,
                                 fields, CGEN_INSN_ATTRS (insn), pc, length);
                                 fields, CGEN_INSN_ATTRS (insn), pc, length);
    }
    }
}
}


/* Subroutine of print_insn. Reads an insn into the given buffers and updates
/* Subroutine of print_insn. Reads an insn into the given buffers and updates
   the extract info.
   the extract info.
   Returns 0 if all is well, non-zero otherwise.  */
   Returns 0 if all is well, non-zero otherwise.  */
 
 
static int
static int
read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
           bfd_vma pc,
           bfd_vma pc,
           disassemble_info *info,
           disassemble_info *info,
           bfd_byte *buf,
           bfd_byte *buf,
           int buflen,
           int buflen,
           CGEN_EXTRACT_INFO *ex_info,
           CGEN_EXTRACT_INFO *ex_info,
           unsigned long *insn_value)
           unsigned long *insn_value)
{
{
  int status = (*info->read_memory_func) (pc, buf, buflen, info);
  int status = (*info->read_memory_func) (pc, buf, buflen, info);
 
 
  if (status != 0)
  if (status != 0)
    {
    {
      (*info->memory_error_func) (status, pc, info);
      (*info->memory_error_func) (status, pc, info);
      return -1;
      return -1;
    }
    }
 
 
  ex_info->dis_info = info;
  ex_info->dis_info = info;
  ex_info->valid = (1 << buflen) - 1;
  ex_info->valid = (1 << buflen) - 1;
  ex_info->insn_bytes = buf;
  ex_info->insn_bytes = buf;
 
 
  *insn_value = bfd_get_bits (buf, buflen * 8, info->endian == BFD_ENDIAN_BIG);
  *insn_value = bfd_get_bits (buf, buflen * 8, info->endian == BFD_ENDIAN_BIG);
  return 0;
  return 0;
}
}
 
 
/* Utility to print an insn.
/* Utility to print an insn.
   BUF is the base part of the insn, target byte order, BUFLEN bytes long.
   BUF is the base part of the insn, target byte order, BUFLEN bytes long.
   The result is the size of the insn in bytes or zero for an unknown insn
   The result is the size of the insn in bytes or zero for an unknown insn
   or -1 if an error occurs fetching data (memory_error_func will have
   or -1 if an error occurs fetching data (memory_error_func will have
   been called).  */
   been called).  */
 
 
static int
static int
print_insn (CGEN_CPU_DESC cd,
print_insn (CGEN_CPU_DESC cd,
            bfd_vma pc,
            bfd_vma pc,
            disassemble_info *info,
            disassemble_info *info,
            bfd_byte *buf,
            bfd_byte *buf,
            unsigned int buflen)
            unsigned int buflen)
{
{
  CGEN_INSN_INT insn_value;
  CGEN_INSN_INT insn_value;
  const CGEN_INSN_LIST *insn_list;
  const CGEN_INSN_LIST *insn_list;
  CGEN_EXTRACT_INFO ex_info;
  CGEN_EXTRACT_INFO ex_info;
  int basesize;
  int basesize;
 
 
  /* Extract base part of instruction, just in case CGEN_DIS_* uses it. */
  /* Extract base part of instruction, just in case CGEN_DIS_* uses it. */
  basesize = cd->base_insn_bitsize < buflen * 8 ?
  basesize = cd->base_insn_bitsize < buflen * 8 ?
                                     cd->base_insn_bitsize : buflen * 8;
                                     cd->base_insn_bitsize : buflen * 8;
  insn_value = cgen_get_insn_value (cd, buf, basesize);
  insn_value = cgen_get_insn_value (cd, buf, basesize);
 
 
 
 
  /* Fill in ex_info fields like read_insn would.  Don't actually call
  /* Fill in ex_info fields like read_insn would.  Don't actually call
     read_insn, since the incoming buffer is already read (and possibly
     read_insn, since the incoming buffer is already read (and possibly
     modified a la m32r).  */
     modified a la m32r).  */
  ex_info.valid = (1 << buflen) - 1;
  ex_info.valid = (1 << buflen) - 1;
  ex_info.dis_info = info;
  ex_info.dis_info = info;
  ex_info.insn_bytes = buf;
  ex_info.insn_bytes = buf;
 
 
  /* The instructions are stored in hash lists.
  /* The instructions are stored in hash lists.
     Pick the first one and keep trying until we find the right one.  */
     Pick the first one and keep trying until we find the right one.  */
 
 
  insn_list = CGEN_DIS_LOOKUP_INSN (cd, (char *) buf, insn_value);
  insn_list = CGEN_DIS_LOOKUP_INSN (cd, (char *) buf, insn_value);
  while (insn_list != NULL)
  while (insn_list != NULL)
    {
    {
      const CGEN_INSN *insn = insn_list->insn;
      const CGEN_INSN *insn = insn_list->insn;
      CGEN_FIELDS fields;
      CGEN_FIELDS fields;
      int length;
      int length;
      unsigned long insn_value_cropped;
      unsigned long insn_value_cropped;
 
 
#ifdef CGEN_VALIDATE_INSN_SUPPORTED 
#ifdef CGEN_VALIDATE_INSN_SUPPORTED 
      /* Not needed as insn shouldn't be in hash lists if not supported.  */
      /* Not needed as insn shouldn't be in hash lists if not supported.  */
      /* Supported by this cpu?  */
      /* Supported by this cpu?  */
      if (! xc16x_cgen_insn_supported (cd, insn))
      if (! xc16x_cgen_insn_supported (cd, insn))
        {
        {
          insn_list = CGEN_DIS_NEXT_INSN (insn_list);
          insn_list = CGEN_DIS_NEXT_INSN (insn_list);
          continue;
          continue;
        }
        }
#endif
#endif
 
 
      /* Basic bit mask must be correct.  */
      /* Basic bit mask must be correct.  */
      /* ??? May wish to allow target to defer this check until the extract
      /* ??? May wish to allow target to defer this check until the extract
         handler.  */
         handler.  */
 
 
      /* Base size may exceed this instruction's size.  Extract the
      /* Base size may exceed this instruction's size.  Extract the
         relevant part from the buffer. */
         relevant part from the buffer. */
      if ((unsigned) (CGEN_INSN_BITSIZE (insn) / 8) < buflen &&
      if ((unsigned) (CGEN_INSN_BITSIZE (insn) / 8) < buflen &&
          (unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
          (unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
        insn_value_cropped = bfd_get_bits (buf, CGEN_INSN_BITSIZE (insn),
        insn_value_cropped = bfd_get_bits (buf, CGEN_INSN_BITSIZE (insn),
                                           info->endian == BFD_ENDIAN_BIG);
                                           info->endian == BFD_ENDIAN_BIG);
      else
      else
        insn_value_cropped = insn_value;
        insn_value_cropped = insn_value;
 
 
      if ((insn_value_cropped & CGEN_INSN_BASE_MASK (insn))
      if ((insn_value_cropped & CGEN_INSN_BASE_MASK (insn))
          == CGEN_INSN_BASE_VALUE (insn))
          == CGEN_INSN_BASE_VALUE (insn))
        {
        {
          /* Printing is handled in two passes.  The first pass parses the
          /* Printing is handled in two passes.  The first pass parses the
             machine insn and extracts the fields.  The second pass prints
             machine insn and extracts the fields.  The second pass prints
             them.  */
             them.  */
 
 
          /* Make sure the entire insn is loaded into insn_value, if it
          /* Make sure the entire insn is loaded into insn_value, if it
             can fit.  */
             can fit.  */
          if (((unsigned) CGEN_INSN_BITSIZE (insn) > cd->base_insn_bitsize) &&
          if (((unsigned) CGEN_INSN_BITSIZE (insn) > cd->base_insn_bitsize) &&
              (unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
              (unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
            {
            {
              unsigned long full_insn_value;
              unsigned long full_insn_value;
              int rc = read_insn (cd, pc, info, buf,
              int rc = read_insn (cd, pc, info, buf,
                                  CGEN_INSN_BITSIZE (insn) / 8,
                                  CGEN_INSN_BITSIZE (insn) / 8,
                                  & ex_info, & full_insn_value);
                                  & ex_info, & full_insn_value);
              if (rc != 0)
              if (rc != 0)
                return rc;
                return rc;
              length = CGEN_EXTRACT_FN (cd, insn)
              length = CGEN_EXTRACT_FN (cd, insn)
                (cd, insn, &ex_info, full_insn_value, &fields, pc);
                (cd, insn, &ex_info, full_insn_value, &fields, pc);
            }
            }
          else
          else
            length = CGEN_EXTRACT_FN (cd, insn)
            length = CGEN_EXTRACT_FN (cd, insn)
              (cd, insn, &ex_info, insn_value_cropped, &fields, pc);
              (cd, insn, &ex_info, insn_value_cropped, &fields, pc);
 
 
          /* Length < 0 -> error.  */
          /* Length < 0 -> error.  */
          if (length < 0)
          if (length < 0)
            return length;
            return length;
          if (length > 0)
          if (length > 0)
            {
            {
              CGEN_PRINT_FN (cd, insn) (cd, info, insn, &fields, pc, length);
              CGEN_PRINT_FN (cd, insn) (cd, info, insn, &fields, pc, length);
              /* Length is in bits, result is in bytes.  */
              /* Length is in bits, result is in bytes.  */
              return length / 8;
              return length / 8;
            }
            }
        }
        }
 
 
      insn_list = CGEN_DIS_NEXT_INSN (insn_list);
      insn_list = CGEN_DIS_NEXT_INSN (insn_list);
    }
    }
 
 
  return 0;
  return 0;
}
}
 
 
/* Default value for CGEN_PRINT_INSN.
/* Default value for CGEN_PRINT_INSN.
   The result is the size of the insn in bytes or zero for an unknown insn
   The result is the size of the insn in bytes or zero for an unknown insn
   or -1 if an error occured fetching bytes.  */
   or -1 if an error occured fetching bytes.  */
 
 
#ifndef CGEN_PRINT_INSN
#ifndef CGEN_PRINT_INSN
#define CGEN_PRINT_INSN default_print_insn
#define CGEN_PRINT_INSN default_print_insn
#endif
#endif
 
 
static int
static int
default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)
default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)
{
{
  bfd_byte buf[CGEN_MAX_INSN_SIZE];
  bfd_byte buf[CGEN_MAX_INSN_SIZE];
  int buflen;
  int buflen;
  int status;
  int status;
 
 
  /* Attempt to read the base part of the insn.  */
  /* Attempt to read the base part of the insn.  */
  buflen = cd->base_insn_bitsize / 8;
  buflen = cd->base_insn_bitsize / 8;
  status = (*info->read_memory_func) (pc, buf, buflen, info);
  status = (*info->read_memory_func) (pc, buf, buflen, info);
 
 
  /* Try again with the minimum part, if min < base.  */
  /* Try again with the minimum part, if min < base.  */
  if (status != 0 && (cd->min_insn_bitsize < cd->base_insn_bitsize))
  if (status != 0 && (cd->min_insn_bitsize < cd->base_insn_bitsize))
    {
    {
      buflen = cd->min_insn_bitsize / 8;
      buflen = cd->min_insn_bitsize / 8;
      status = (*info->read_memory_func) (pc, buf, buflen, info);
      status = (*info->read_memory_func) (pc, buf, buflen, info);
    }
    }
 
 
  if (status != 0)
  if (status != 0)
    {
    {
      (*info->memory_error_func) (status, pc, info);
      (*info->memory_error_func) (status, pc, info);
      return -1;
      return -1;
    }
    }
 
 
  return print_insn (cd, pc, info, buf, buflen);
  return print_insn (cd, pc, info, buf, buflen);
}
}
 
 
/* Main entry point.
/* Main entry point.
   Print one instruction from PC on INFO->STREAM.
   Print one instruction from PC on INFO->STREAM.
   Return the size of the instruction (in bytes).  */
   Return the size of the instruction (in bytes).  */
 
 
typedef struct cpu_desc_list
typedef struct cpu_desc_list
{
{
  struct cpu_desc_list *next;
  struct cpu_desc_list *next;
  CGEN_BITSET *isa;
  CGEN_BITSET *isa;
  int mach;
  int mach;
  int endian;
  int endian;
  CGEN_CPU_DESC cd;
  CGEN_CPU_DESC cd;
} cpu_desc_list;
} cpu_desc_list;
 
 
int
int
print_insn_xc16x (bfd_vma pc, disassemble_info *info)
print_insn_xc16x (bfd_vma pc, disassemble_info *info)
{
{
  static cpu_desc_list *cd_list = 0;
  static cpu_desc_list *cd_list = 0;
  cpu_desc_list *cl = 0;
  cpu_desc_list *cl = 0;
  static CGEN_CPU_DESC cd = 0;
  static CGEN_CPU_DESC cd = 0;
  static CGEN_BITSET *prev_isa;
  static CGEN_BITSET *prev_isa;
  static int prev_mach;
  static int prev_mach;
  static int prev_endian;
  static int prev_endian;
  int length;
  int length;
  CGEN_BITSET *isa;
  CGEN_BITSET *isa;
  int mach;
  int mach;
  int endian = (info->endian == BFD_ENDIAN_BIG
  int endian = (info->endian == BFD_ENDIAN_BIG
                ? CGEN_ENDIAN_BIG
                ? CGEN_ENDIAN_BIG
                : CGEN_ENDIAN_LITTLE);
                : CGEN_ENDIAN_LITTLE);
  enum bfd_architecture arch;
  enum bfd_architecture arch;
 
 
  /* ??? gdb will set mach but leave the architecture as "unknown" */
  /* ??? gdb will set mach but leave the architecture as "unknown" */
#ifndef CGEN_BFD_ARCH
#ifndef CGEN_BFD_ARCH
#define CGEN_BFD_ARCH bfd_arch_xc16x
#define CGEN_BFD_ARCH bfd_arch_xc16x
#endif
#endif
  arch = info->arch;
  arch = info->arch;
  if (arch == bfd_arch_unknown)
  if (arch == bfd_arch_unknown)
    arch = CGEN_BFD_ARCH;
    arch = CGEN_BFD_ARCH;
 
 
  /* There's no standard way to compute the machine or isa number
  /* There's no standard way to compute the machine or isa number
     so we leave it to the target.  */
     so we leave it to the target.  */
#ifdef CGEN_COMPUTE_MACH
#ifdef CGEN_COMPUTE_MACH
  mach = CGEN_COMPUTE_MACH (info);
  mach = CGEN_COMPUTE_MACH (info);
#else
#else
  mach = info->mach;
  mach = info->mach;
#endif
#endif
 
 
#ifdef CGEN_COMPUTE_ISA
#ifdef CGEN_COMPUTE_ISA
  {
  {
    static CGEN_BITSET *permanent_isa;
    static CGEN_BITSET *permanent_isa;
 
 
    if (!permanent_isa)
    if (!permanent_isa)
      permanent_isa = cgen_bitset_create (MAX_ISAS);
      permanent_isa = cgen_bitset_create (MAX_ISAS);
    isa = permanent_isa;
    isa = permanent_isa;
    cgen_bitset_clear (isa);
    cgen_bitset_clear (isa);
    cgen_bitset_add (isa, CGEN_COMPUTE_ISA (info));
    cgen_bitset_add (isa, CGEN_COMPUTE_ISA (info));
  }
  }
#else
#else
  isa = info->insn_sets;
  isa = info->insn_sets;
#endif
#endif
 
 
  /* If we've switched cpu's, try to find a handle we've used before */
  /* If we've switched cpu's, try to find a handle we've used before */
  if (cd
  if (cd
      && (cgen_bitset_compare (isa, prev_isa) != 0
      && (cgen_bitset_compare (isa, prev_isa) != 0
          || mach != prev_mach
          || mach != prev_mach
          || endian != prev_endian))
          || endian != prev_endian))
    {
    {
      cd = 0;
      cd = 0;
      for (cl = cd_list; cl; cl = cl->next)
      for (cl = cd_list; cl; cl = cl->next)
        {
        {
          if (cgen_bitset_compare (cl->isa, isa) == 0 &&
          if (cgen_bitset_compare (cl->isa, isa) == 0 &&
              cl->mach == mach &&
              cl->mach == mach &&
              cl->endian == endian)
              cl->endian == endian)
            {
            {
              cd = cl->cd;
              cd = cl->cd;
              prev_isa = cd->isas;
              prev_isa = cd->isas;
              break;
              break;
            }
            }
        }
        }
    }
    }
 
 
  /* If we haven't initialized yet, initialize the opcode table.  */
  /* If we haven't initialized yet, initialize the opcode table.  */
  if (! cd)
  if (! cd)
    {
    {
      const bfd_arch_info_type *arch_type = bfd_lookup_arch (arch, mach);
      const bfd_arch_info_type *arch_type = bfd_lookup_arch (arch, mach);
      const char *mach_name;
      const char *mach_name;
 
 
      if (!arch_type)
      if (!arch_type)
        abort ();
        abort ();
      mach_name = arch_type->printable_name;
      mach_name = arch_type->printable_name;
 
 
      prev_isa = cgen_bitset_copy (isa);
      prev_isa = cgen_bitset_copy (isa);
      prev_mach = mach;
      prev_mach = mach;
      prev_endian = endian;
      prev_endian = endian;
      cd = xc16x_cgen_cpu_open (CGEN_CPU_OPEN_ISAS, prev_isa,
      cd = xc16x_cgen_cpu_open (CGEN_CPU_OPEN_ISAS, prev_isa,
                                 CGEN_CPU_OPEN_BFDMACH, mach_name,
                                 CGEN_CPU_OPEN_BFDMACH, mach_name,
                                 CGEN_CPU_OPEN_ENDIAN, prev_endian,
                                 CGEN_CPU_OPEN_ENDIAN, prev_endian,
                                 CGEN_CPU_OPEN_END);
                                 CGEN_CPU_OPEN_END);
      if (!cd)
      if (!cd)
        abort ();
        abort ();
 
 
      /* Save this away for future reference.  */
      /* Save this away for future reference.  */
      cl = xmalloc (sizeof (struct cpu_desc_list));
      cl = xmalloc (sizeof (struct cpu_desc_list));
      cl->cd = cd;
      cl->cd = cd;
      cl->isa = prev_isa;
      cl->isa = prev_isa;
      cl->mach = mach;
      cl->mach = mach;
      cl->endian = endian;
      cl->endian = endian;
      cl->next = cd_list;
      cl->next = cd_list;
      cd_list = cl;
      cd_list = cl;
 
 
      xc16x_cgen_init_dis (cd);
      xc16x_cgen_init_dis (cd);
    }
    }
 
 
  /* We try to have as much common code as possible.
  /* We try to have as much common code as possible.
     But at this point some targets need to take over.  */
     But at this point some targets need to take over.  */
  /* ??? Some targets may need a hook elsewhere.  Try to avoid this,
  /* ??? Some targets may need a hook elsewhere.  Try to avoid this,
     but if not possible try to move this hook elsewhere rather than
     but if not possible try to move this hook elsewhere rather than
     have two hooks.  */
     have two hooks.  */
  length = CGEN_PRINT_INSN (cd, pc, info);
  length = CGEN_PRINT_INSN (cd, pc, info);
  if (length > 0)
  if (length > 0)
    return length;
    return length;
  if (length < 0)
  if (length < 0)
    return -1;
    return -1;
 
 
  (*info->fprintf_func) (info->stream, UNKNOWN_INSN_MSG);
  (*info->fprintf_func) (info->stream, UNKNOWN_INSN_MSG);
  return cd->default_insn_bitsize / 8;
  return cd->default_insn_bitsize / 8;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.