OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [common/] [sim-abort.c] - Diff between revs 227 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 227 Rev 816
/* Generic simulator abort.
/* Generic simulator abort.
   Copyright (C) 1997, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
   Copyright (C) 1997, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
   Contributed by Cygnus Support.
   Contributed by Cygnus Support.
 
 
This file is part of GDB, the GNU debugger.
This file is part of GDB, the GNU debugger.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
#include <stdio.h>
#include <stdio.h>
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "sim-assert.h"
#include "sim-assert.h"
 
 
/* This is an implementation of sim_engine_abort that does not use
/* This is an implementation of sim_engine_abort that does not use
   longjmp, instead it just calls sim_io_error.  sim_io_error will
   longjmp, instead it just calls sim_io_error.  sim_io_error will
   jump right out of the simulator.
   jump right out of the simulator.
 
 
   It is intended as a holder for simulators that have started to use
   It is intended as a holder for simulators that have started to use
   sim-core et al. but are not yet in a position to use sim-engine
   sim-core et al. but are not yet in a position to use sim-engine
   (the setjmp/longjmp code). */
   (the setjmp/longjmp code). */
 
 
 
 
void
void
sim_engine_abort (SIM_DESC sd,
sim_engine_abort (SIM_DESC sd,
                  sim_cpu *cpu,
                  sim_cpu *cpu,
                  sim_cia cia,
                  sim_cia cia,
                  const char *fmt,
                  const char *fmt,
                  ...)
                  ...)
{
{
  ASSERT (sd == NULL || STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
  ASSERT (sd == NULL || STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
  if (sd != NULL)
  if (sd != NULL)
    {
    {
      va_list ap;
      va_list ap;
      va_start(ap, fmt);
      va_start(ap, fmt);
      sim_io_evprintf (sd, fmt, ap);
      sim_io_evprintf (sd, fmt, ap);
      va_end(ap);
      va_end(ap);
      sim_io_error (sd, "\n");
      sim_io_error (sd, "\n");
    }
    }
  else
  else
    {
    {
      va_list ap;
      va_list ap;
      va_start(ap, fmt);
      va_start(ap, fmt);
      vfprintf (stderr, fmt, ap);
      vfprintf (stderr, fmt, ap);
      va_end(ap);
      va_end(ap);
      fprintf (stderr, "\n");
      fprintf (stderr, "\n");
      abort ();
      abort ();
    }
    }
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.