OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [igen/] [ld-cache.h] - Diff between revs 834 and 842

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 834 Rev 842
/* The IGEN simulator generator for GDB, the GNU Debugger.
/* The IGEN simulator generator for GDB, the GNU Debugger.
 
 
   Copyright 2002, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
   Copyright 2002, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
 
 
   Contributed by Andrew Cagney.
   Contributed by Andrew Cagney.
 
 
   This file is part of GDB.
   This file is part of GDB.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
 
 
 
 
/* For backward compatibility only - load a standalone cache macro table */
/* For backward compatibility only - load a standalone cache macro table */
 
 
/* Instruction unpacking:
/* Instruction unpacking:
 
 
   Once the instruction has been decoded, the register (and other)
   Once the instruction has been decoded, the register (and other)
   fields within the instruction need to be extracted.
   fields within the instruction need to be extracted.
 
 
   The table that follows determines how each field should be treated.
   The table that follows determines how each field should be treated.
   Importantly it considers the case where the extracted field is to
   Importantly it considers the case where the extracted field is to
   be used immediatly or stored in an instruction cache.
   be used immediatly or stored in an instruction cache.
 
 
   <type>
   <type>
 
 
   Indicates what to do with the cache entry.  If a cache is to be
   Indicates what to do with the cache entry.  If a cache is to be
   used.  SCRATCH and CACHE values are defined when a cache entry is
   used.  SCRATCH and CACHE values are defined when a cache entry is
   being filled while CACHE and COMPUTE values are defined in the
   being filled while CACHE and COMPUTE values are defined in the
   semantic code.
   semantic code.
 
 
   Zero marks the end of the table.  More importantly 1. indicates
   Zero marks the end of the table.  More importantly 1. indicates
   that the entry is valid and can be cached. 2. indicates that that
   that the entry is valid and can be cached. 2. indicates that that
   the entry is valid but can not be cached.
   the entry is valid but can not be cached.
 
 
   <field_name>
   <field_name>
 
 
   The field name as given in the instruction spec.
   The field name as given in the instruction spec.
 
 
   <derived_name>
   <derived_name>
 
 
   A new name for <field_name> once it has been extracted from the
   A new name for <field_name> once it has been extracted from the
   instruction (and possibly stored in the instruction cache).
   instruction (and possibly stored in the instruction cache).
 
 
   <type>
   <type>
 
 
   String specifying the storage type for <new_name> (the extracted
   String specifying the storage type for <new_name> (the extracted
   field>.
   field>.
 
 
   <expression>
   <expression>
 
 
   Specifies how to get <new_name> from <old_name>.  If null, old and
   Specifies how to get <new_name> from <old_name>.  If null, old and
   new name had better be the same. */
   new name had better be the same. */
 
 
 
 
extern cache_entry *load_cache_table (char *file_name);
extern cache_entry *load_cache_table (char *file_name);
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.