OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [iq2000/] [arch.h] - Diff between revs 227 and 816

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 227 Rev 816
/* Simulator header for iq2000.
/* Simulator header for iq2000.
 
 
THIS FILE IS MACHINE GENERATED WITH CGEN.
THIS FILE IS MACHINE GENERATED WITH CGEN.
 
 
Copyright 1996-2010 Free Software Foundation, Inc.
Copyright 1996-2010 Free Software Foundation, Inc.
 
 
This file is part of the GNU simulators.
This file is part of the GNU simulators.
 
 
   This file is free software; you can redistribute it and/or modify
   This file is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   the Free Software Foundation; either version 3, or (at your option)
   any later version.
   any later version.
 
 
   It is distributed in the hope that it will be useful, but WITHOUT
   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
   License for more details.
 
 
   You should have received a copy of the GNU General Public License along
   You should have received a copy of the GNU General Public License along
   with this program; if not, write to the Free Software Foundation, Inc.,
   with this program; if not, write to the Free Software Foundation, Inc.,
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
 
 
*/
*/
 
 
#ifndef IQ2000_ARCH_H
#ifndef IQ2000_ARCH_H
#define IQ2000_ARCH_H
#define IQ2000_ARCH_H
 
 
#define TARGET_BIG_ENDIAN 1
#define TARGET_BIG_ENDIAN 1
 
 
/* Enum declaration for model types.  */
/* Enum declaration for model types.  */
typedef enum model_type {
typedef enum model_type {
  MODEL_IQ2000, MODEL_MAX
  MODEL_IQ2000, MODEL_MAX
} MODEL_TYPE;
} MODEL_TYPE;
 
 
#define MAX_MODELS ((int) MODEL_MAX)
#define MAX_MODELS ((int) MODEL_MAX)
 
 
/* Enum declaration for unit types.  */
/* Enum declaration for unit types.  */
typedef enum unit_type {
typedef enum unit_type {
  UNIT_NONE, UNIT_IQ2000_U_EXEC, UNIT_MAX
  UNIT_NONE, UNIT_IQ2000_U_EXEC, UNIT_MAX
} UNIT_TYPE;
} UNIT_TYPE;
 
 
#define MAX_UNITS (1)
#define MAX_UNITS (1)
 
 
#endif /* IQ2000_ARCH_H */
#endif /* IQ2000_ARCH_H */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.