URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 834 |
Rev 842 |
.include "t-macros.i"
|
.include "t-macros.i"
|
|
|
start
|
start
|
|
|
;; clear FX
|
;; clear FX
|
ldi r2, #0x8005
|
ldi r2, #0x8005
|
mvtc r2, cr0
|
mvtc r2, cr0
|
|
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
ldi r8, 0xffff
|
ldi r8, 0xffff
|
ldi r9, 0x8001
|
ldi r9, 0x8001
|
test_msbu1:
|
test_msbu1:
|
MSBU a1, r9, r8
|
MSBU a1, r9, r8
|
checkacc2 1 a1 0X7F 0x7FFF 0x8000
|
checkacc2 1 a1 0X7F 0x7FFF 0x8000
|
|
|
|
|
;; set FX
|
;; set FX
|
ldi r2, #0x8085
|
ldi r2, #0x8085
|
mvtc r2, cr0
|
mvtc r2, cr0
|
|
|
loadacc2 a1 0x7f 0xffff 0xffff
|
loadacc2 a1 0x7f 0xffff 0xffff
|
ldi r8, 0xffff
|
ldi r8, 0xffff
|
ldi r9, 0x8001
|
ldi r9, 0x8001
|
test_msbu2:
|
test_msbu2:
|
MSBU a1, r9, r8
|
MSBU a1, r9, r8
|
checkacc2 2 a1 0X7E 0xFFFF 0x0001
|
checkacc2 2 a1 0X7E 0xFFFF 0x0001
|
|
|
exit0
|
exit0
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.