# frv testcase for ckv $ICCi,$CCj_int
|
# frv testcase for ckv $ICCi,$CCj_int
|
# mach: all
|
# mach: all
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global ckv
|
.global ckv
|
ckv:
|
ckv:
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x0 0
|
set_icc 0x0 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x1 0
|
set_icc 0x1 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x2 0
|
set_icc 0x2 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x3 0
|
set_icc 0x3 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x4 0
|
set_icc 0x4 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x5 0
|
set_icc 0x5 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x6 0
|
set_icc 0x6 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x7 0
|
set_icc 0x7 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x8 0
|
set_icc 0x8 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0x9 0
|
set_icc 0x9 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0xa 0
|
set_icc 0xa 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0xb 0
|
set_icc 0xb 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0xc 0
|
set_icc 0xc 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0xd 0
|
set_icc 0xd 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0x9b1b,cccr
|
test_spr_immed 0x9b1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0xe 0
|
set_icc 0xe 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
set_spr_immed 0x1b1b,cccr
|
set_spr_immed 0x1b1b,cccr
|
set_icc 0xf 0
|
set_icc 0xf 0
|
ckv icc0,cc7
|
ckv icc0,cc7
|
test_spr_immed 0xdb1b,cccr
|
test_spr_immed 0xdb1b,cccr
|
|
|
pass
|
pass
|
|
|
